| 전자부품 데이터시트 검색엔진 |
|
MPC8315CVRADDA 데이터시트(PDF) 92 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8315CVRADDA 데이터시트(HTML) 92 Page - Freescale Semiconductor, Inc |
|
92 / 106 page ![]() MPC8315E PowerQUICC II Pro Processor Hardware Specifications, Rev. 2 92 Freescale Semiconductor Clocking This table provides the operating frequencies for the TEPBGA II under recommended operating conditions (see Table 2). 24.1 System PLL Configuration The system PLL is controlled by the RCWL[SPMF] parameter. Table 73 shows the multiplication factor encodings for the system PLL. NOTE If RCWL[DDRCM] and RCWL[LBCM] are both cleared, the system PLL VCO frequency = (CSB frequency) (System PLL VCO Divider). If either RCWL[DDRCM] or RCWL[LBCM] are set, the system PLL VCO frequency = 2 (CSB frequency) (System PLL VCO Divider). The VCO divider needs to be set properly so that the System PLL VCO frequency is in the range of 450–750 MHz. Table 71. Configurable Clock Units Unit Default Frequency Options eTSEC1 csb_clk Off, csb_clk, csb_clk/2, csb_clk/3 eTSEC2 csb_clk Off, csb_clk, csb_clk/2, csb_clk/3 Security Core, I2C, SAP, TPR csb_clk Off, csb_clk, csb_clk/2, csb_clk/3 USB DR csb_clk Off, csb_clk, csb_clk/2, csb_clk/3 PCI and DMA complex csb_clk Off, csb_clk PCI Express csb_clk Off, csb_clk Serial ATA csb_clk Off, csb_clk, csb_clk/2, csb_clk/3 Table 72. Operating Frequencies for TEPBGA II Characteristic1 Max Operating Frequency Unit e300 core frequency (core_clk) 400 MHz Coherent system bus frequency (csb_clk) 133 MHz DDR1/2 memory bus frequency (MCK)2 133 MHz Local bus frequency (LCLKn)3 66 MHz PCI input frequency (SYS_CLK_IN or PCI_CLK) 24-66 MHz Note: 1. The SYS_CLK_IN frequency, RCWL[SPMF], and RCWL[COREPLL] settings must be chosen such that the resulting csb_clk, MCK, LCLK[0:1], and core_clk frequencies do not exceed their respective maximum or minimum operating frequencies. 2. The DDR data rate is 2x the DDR memory bus frequency. 3. The local bus frequency is 1/2, 1/4, or 1/8 of the lbiu_clk frequency (depending on LCRR[CLKDIV]) which is in turn 1x or 2x the csb_clk frequency (depending on RCWL[LBCM]). |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |