전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC8315CVRADDA 데이터시트(PDF) 94 Page - Freescale Semiconductor, Inc

부품명 MPC8315CVRADDA
상세설명  MPC8315E PowerQUICC II Pro Processor Hardware Specifications
PDF  106 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8315CVRADDA 데이터시트(HTML) 94 Page - Freescale Semiconductor, Inc

Back Button MPC8315CVRADDA Datasheet HTML 90Page - Freescale Semiconductor, Inc MPC8315CVRADDA Datasheet HTML 91Page - Freescale Semiconductor, Inc MPC8315CVRADDA Datasheet HTML 92Page - Freescale Semiconductor, Inc MPC8315CVRADDA Datasheet HTML 93Page - Freescale Semiconductor, Inc MPC8315CVRADDA Datasheet HTML 94Page - Freescale Semiconductor, Inc MPC8315CVRADDA Datasheet HTML 95Page - Freescale Semiconductor, Inc MPC8315CVRADDA Datasheet HTML 96Page - Freescale Semiconductor, Inc MPC8315CVRADDA Datasheet HTML 97Page - Freescale Semiconductor, Inc MPC8315CVRADDA Datasheet HTML 98Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 94 / 106 page
background image
MPC8315E PowerQUICC II Pro Processor Hardware Specifications, Rev. 2
94
Freescale Semiconductor
Clocking
24.2
Core PLL Configuration
RCWL[COREPLL] selects the ratio between the internal coherent system bus clock (csb_clk) and the e300
core clock (core_clk). Table 76 shows the encodings for RCWL[COREPLL]. COREPLL values that are
not listed in Table 76 should be considered as reserved.
NOTE
Core VCO frequency = core frequency
VCO divider
VCO divider has to be set properly so that the core VCO frequency is in the
range of 400–800 MHz.
24.3
Suggested PLL Configurations
To simplify the PLL configurations, the MPC8315E might be separated into two clock domains. The first
domain contain the CSB PLL and the core PLL. The core PLL is connected serially to the CSB PLL, and
has the csb_clk as its input clock. The clock domains are independent, and each of their PLLs are
configured separately. Both of the domains has one common input clock. Table 77 shows suggested PLL
configurations for 33, 25, and 66 MHz input clocks.
Table 76. e300 Core PLL Configuration
RCWL[COREPLL]
core_clk : csb_clk Ratio
VCO Divider1
1 Core VCO frequency = core frequency
 VCO divider.
0–1
2–5
6
nn
0000
0
PLL bypassed
(PLL off, csb_clk clocks core directly)
PLL bypassed
(PLL off, csb_clk clocks core directly)
11
nnnn
nN/A
N/A
00
0001
01:1
2
01
0001
01:1
4
00
0001
1
1.5:1
2
01
0001
1
1.5:1
4
00
0010
02:1
2
01
0010
02:1
4
00
0010
1
2.5:1
2
01
0010
1
2.5:1
4
00
0011
03:1
2
01
0011
03:1
4
Table 77. Suggested PLL Configurations
Conf. No.
SPMF
Core\PLL
Input Clock Frequency (MHz) CSB Frequency (MHz) Core Frequency (MHz)
1
0100
0000100
33.33
133.33
266.66
3
0010
0000100
66.67
133.33
266.66
4
0100
0000101
33.33
133.33
333.33
5
0101
0000101
25
125
312.5



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com