전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC8306SEC 데이터시트(PDF) 11 Page - Freescale Semiconductor, Inc

부품명 MPC8306SEC
상세설명  PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8306SEC 데이터시트(HTML) 11 Page - Freescale Semiconductor, Inc

Back Button MPC8306SEC Datasheet HTML 7Page - Freescale Semiconductor, Inc MPC8306SEC Datasheet HTML 8Page - Freescale Semiconductor, Inc MPC8306SEC Datasheet HTML 9Page - Freescale Semiconductor, Inc MPC8306SEC Datasheet HTML 10Page - Freescale Semiconductor, Inc MPC8306SEC Datasheet HTML 11Page - Freescale Semiconductor, Inc MPC8306SEC Datasheet HTML 12Page - Freescale Semiconductor, Inc MPC8306SEC Datasheet HTML 13Page - Freescale Semiconductor, Inc MPC8306SEC Datasheet HTML 14Page - Freescale Semiconductor, Inc MPC8306SEC Datasheet HTML 15Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 70 page
background image
MPC8306S PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 1
Freescale Semiconductor
11
Clock Input Timing
The following table shows the estimated typical I/O power dissipation for the device.
4
Clock Input Timing
This section provides the clock input DC and AC electrical characteristics for the MPC8306S.
NOTE
The rise/fall time on QUICC Engine input pins should not exceed 5 ns. This
should be enforced especially on clock signals. Rise time refers to signal
transitions from 10% to 90% of OVDD; fall time refers to transitions from
90% to 10% of OVDD.
4.1
DC Electrical Characteristics
The following table provides the clock input (SYS_CLK_IN) DC specifications for the MPC8306S. These
specifications are also applicable for QE_CLK_IN.
Table 6. Typical I/O Power Dissipation
Interface
Parameter
GVDD
(1.8 V)
OVDD
(3.3 V)
Unit
Comments
DDR I/O
65% utilization
1.8 V
Rs = 20 
Rt = 50 
1 pair of clocks
266 MHz, 1
 16 bits
0.141
W
Local bus I/O load = 25 pF
1 pair of clocks
66 MHz, 26 bits
—0.150
W
1
QUICC Engine block and other I/Os
TDM serial, HDLC/TRAN serial,
DUART, MII, RMII, Ethernet
management, USB, SPI, Timer
output,
Note:
1. Typical I/O power is based on a nominal voltage of VDD = 3.3V, ambient temperature, and the core running a Dhrystone
benchmark application. The measurements were taken on the evaluation board using WC process silicon.
Table 7. SYS_CLK_IN DC Electrical Characteristics
Parameter
Condition
Symbol
Min
Max
Unit
Input high voltage
VIH
2.4
OVDD +0.3
V
Input low voltage
VIL
–0.3
0.4
V
SYS_CLK_IN input current
0 V
 VIN  OVDD
IIN
—±5
A
SYS_CLK_IN input current
0 V
 VIN  0.5 V or
OVDD – 0.5 V  VIN OVDD
IIN
—±5
A
SYS_CLK_IN input current
0.5 V
 VIN  OVDD – 0.5 V
IIN
—±50
A



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com