전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AX2000 데이터시트(PDF) 59 Page - Microsemi Corporation

부품명 AX2000
상세설명  Axcelerator Family FPGAs
PDF  262 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROSEMI [Microsemi Corporation]
홈페이지  http://www.microsemi.com
Logo MICROSEMI - Microsemi Corporation

AX2000 데이터시트(HTML) 59 Page - Microsemi Corporation

Back Button AX2000 Datasheet HTML 55Page - Microsemi Corporation AX2000 Datasheet HTML 56Page - Microsemi Corporation AX2000 Datasheet HTML 57Page - Microsemi Corporation AX2000 Datasheet HTML 58Page - Microsemi Corporation AX2000 Datasheet HTML 59Page - Microsemi Corporation AX2000 Datasheet HTML 60Page - Microsemi Corporation AX2000 Datasheet HTML 61Page - Microsemi Corporation AX2000 Datasheet HTML 62Page - Microsemi Corporation AX2000 Datasheet HTML 63Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 262 page
background image
Axcelerator Family FPGAs
Re vi s i on 18
2 - 45
HSTL Class I
High-Speed Transceiver Logic is a general-purpose high-speed 1.5 V bus standard (EIA/JESD8-6). The
Axcelerator devices support Class I. This requires a differential amplifier input buffer and a push-pull
output buffer.
AC Loadings
Timing Characteristics
Table 2-41 • DC Input and Output Levels
VIL
VIH
VOL
VOH
IOL
IOH
Min., V
Max., V
Min., V
Max., V
Max., V
Min., V
mA
mA
-0.3
VREF – 0.1
VREF + 0.1
3.6
0.4
VCC – 0.4
8
-8
Figure 2-20 • AC Test Loads
Table 2-42 • AC Waveforms, Measuring Points, and Capacitive Loads
Input Low (V)
Input High (V)
Measuring Point* (V)
VREF (typ) (V)
Cload (pF)
VREF –0.5
VREF + 0.5
VREF
0.75
20
Note:
* Measuring Point = VTRIP
Test Point
20 pF
50
VTT
Table 2-43 • 1.5 V HSTL Class I I/O Module
Worst-Case Commercial Conditions VCCA = 1.425 V, VCCI = 1.425 V, TJ = 70°C
–2 Speed
–1 Speed
Std Speed
Units
Parameter
Description
Min.
Max.
Min.
Max.
Min.
Max.
1.5 V HSTL Class I I/O Module Timing
tDP
Input Buffer
1.80
2.05
2.41
ns
tPY
Output Buffer
4.90
5.58
6.56
ns
tICLKQ
Clock-to-Q for the I/O input register
0.67
0.77
0.90
ns
tOCLKQ
Clock-to-Q for the I/O output register
and the I/O enable register
0.67
0.77
0.90
ns
tSUD
Data Input Set-Up
0.23
0.27
0.31
ns
tSUE
Enable Input Set-Up
0.26
0.30
0.35
ns
tHD
Data Input Hold
0.00
0.00
0.00
ns
tHE
Enable Input Hold
0.00
0.00
0.00
ns
tCPWHL
Clock Pulse Width High to Low
0.39
0.39
0.39
ns
tCPWLH
Clock Pulse Width Low to High
0.39
0.39
0.39
ns
tWASYN
Asynchronous Pulse Width
0.37
0.37
0.37
ns
tREASYN
Asynchronous Recovery Time
0.13
0.15
0.17
ns
tHASYN
Asynchronous Removal Time
0.00
0.00
0.00
ns
tCLR
Asynchronous Clear-to-Q
0.23
0.27
0.31
ns
tPRESET
Asynchronous Preset-to-Q
0.23
0.27
0.31
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com