 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
AX2000 데이터시트(PDF) 99 Page - Microsemi Corporation |
|
|
|||||||||||||||||||||||||||||
AX2000 데이터시트(HTML) 99 Page - Microsemi Corporation |
|
|
99 / 262 page  Axcelerator Family FPGAs Re vi s i on 18 2 - 85 Clock Skew Minimization Figure 2-56 indicates how feedback from the clock network can be used to create minimal skew between the distributed clock network and the input clock. The input clock is fed to the reference clock input of the PLL. The output clock (CLK2) feeds a routed clock network. The feedback input to the PLL uses a clock input delayed by a routing network. The PLL then adjusts the phase of the input clock to match the delayed clock, thus providing nearly zero effective skew between the two clocks. Refer to the Axcelerator Family PLL and Clock Management application note for more information. Figure 2-56 • Using the PLL for Clock Deskewing QCLR Delay Line PLL RefCLK FB 6 /j 6 CLK1 Power-Down Input Clock Clock Network Lock CLK2 FBMuxSel 5 DividerI DelayLine DividerJ LowFreq 3 Osc 1 133 MHz 133 MHz D Q SET 133 MHz Delay Line /i /i Delay Match /i Delay Match |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
