AX2000 datasheet(113/262 Pages) MICROSEMI

113 / 262 page

Axcelerator Family FPGAs

Re vi s i on 18

2 - 99

Clock

As with RAM configuration, the RCLK and WCLK pins have independent polarity selection.

Figure 2-65 • FIFO Block Diagram

Table 2-97 • FIFO Signal Description

Signal

Direction

Description

WCLK

Input

Write clock (active either edge).

FWEN

Input

FIFO write enable. When this signal is asserted, the WD bus data is

latched into the FIFO, and the internal write counters are incremented.

WD[N-1:0]

Input

Write data bus. The value N is dependent on the RAM configuration and

can be 1, 2, 4, 9, 18, or 36.

FULL

Output

Active high signal indicating that the FIFO is FULL. When this signal is

set, additional write requests are ignored.

AFULL

Output

Active high signal indicating that the FIFO is AFULL.

AFVAL

Input

8-bit input defining the AFULL value of the FIFO.

RCLK

Input

Read clock (active either edge).

FREN

Input

FIFO read enable.

RD[N-1:0]

Output

Read data bus. The value N is dependent on the RAM configuration and

can be 1, 2, 4, 9, 18, or 36.

EMPTY

Output

Empty flag indicating that the FIFO is EMPTY. When this signal is

asserted, attempts to read the FIFO will be ignored.

AEMPTY

Output

Active high signal indicating that the FIFO is AEMPTY.

AEVAL

Input

8-bit input defining the almost-empty value of the FIFO.

PIPE

Input

Sets the pipe option on or off.

CLR

Input

Active high clear input.

DEPTH

Input

Determines the depth of the FIFO and the number of FIFOs to be

cascaded.

WIDTH

Input

Determines the width of the dataword/FIFO, and the number of the

FIFOs to be cascaded.

DEPTH [3:0]

RD [35:0]

FULL

EMPTY

AFULL

AEMPTY

WIDTH [2:0]

FWEN

FREN

PIPE

RCLK

WD [35:0]

AEVAL [7:0]

AFVAL [7:0]

WCLK

CLR

AX2000 데이터시트(PDF) 113 Page - Microsemi Corporation

AX2000 데이터시트(HTML) 113 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL