전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CS494002 데이터시트(PDF) 16 Page - Cirrus Logic

부품명 CS494002
상세설명  Multi-Standard Audio Decoder Family
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CIRRUS [Cirrus Logic]
홈페이지  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS494002 데이터시트(HTML) 16 Page - Cirrus Logic

Back Button CS494002 Datasheet HTML 12Page - Cirrus Logic CS494002 Datasheet HTML 13Page - Cirrus Logic CS494002 Datasheet HTML 14Page - Cirrus Logic CS494002 Datasheet HTML 15Page - Cirrus Logic CS494002 Datasheet HTML 16Page - Cirrus Logic CS494002 Datasheet HTML 17Page - Cirrus Logic CS494002 Datasheet HTML 18Page - Cirrus Logic CS494002 Datasheet HTML 19Page - Cirrus Logic CS494002 Datasheet HTML 20Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 100 page
background image
16
1.11 Switching Characteristics — Motorola® Host Slave Mode (DSPC)
(TA =25 °C; VDD, PLLVDD = 2.5 V; VDDSD = 3.3 V; CL =20pF)
Notes: 1. Certain timing parameters are normalized to the DSP clock, DCLKP, in nanoseconds. DCLKP =
1/DCLK. The DSP clock can be defined as follows:
Internal Clock Mode:
DCLK ~ 60MHz before and during boot, i.e. DCLKP ~ 16.6ns
DCLK ~ 86 MHz after boot, i.e. DCLKP ~ 11.6ns
It should be noted that DCLK for the internal clock mode is application specific. The application code
users guide should be checked to confirm DCLK for the particular application.
Parameter
Symbol
Min
Max
Unit
Address setup before CS and DS low
Tmas
DCLKP
-
ns
Address hold time after CS and DS low
Tmah
DCLKP+15
-
ns
Read
Delay between DS then CS low or CS then DS low
Tmcdr
0-
ns
Data valid after CS and RD low with R/W high
Tmdd
-
2*DCLKP+
25
ns
CS and DS low for read
(Note 1)
Tmrpw
2*DCLKP
-
ns
Data hold time after CS or DS high after read
Tmdhr
DCLKP+ 10
-
ns
Data high-Z after CS or DS high low after read
Tmdis
-
2*DCLKP+
10
ns
CS or DS high to CS and DS low for next read
(Note 1)
Tmrd
2*DCLKP+10
-
ns
CS or DS high to CS and DS low for next write
(Note 1)
Tmrdtw
2*DCLKP+10
-
ns
Write
Delay between DS then CS low or CS then DS low
Tmcdw
0-
ns
Data setup before CS or DS high
Tmdsu
2*DCLKP+10
-
ns
CS and DS low for write
(Note 1)
Tmwpw
2*DCLKP
-
ns
R/W setup before CS AND DS low
Tmrwsu
DCLKP
-
ns
R/W hold time after CS or DS high
Tmrwhld
5-
ns
Data hold after CS or DS high
Tmdhw
DCLKP
-
ns
CS or DS high to CS and DS low with R/W high for next read
(Note 1)
Tmwtrd
2*DCLKP+10
-
ns
CS or DS high to CS and DS low for next write
(Note 1)
Tmwd
2*DCLKP+10
-
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com