| 전자부품 데이터시트 검색엔진 |
|
UM0324 데이터시트(PDF) 97 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
UM0324 데이터시트(HTML) 97 Page - STMicroelectronics |
|
97 / 105 page ![]() UM0324 Additional information 97/105 Appendix A Additional information A.1 Adjusting CPU load related to IFOC algorithm execution The Synchronizable-PWM Timer peripheral has the built-in capability of updating PWM registers only after a given number of PWM semi-periods. This feature is handled by a programmable repetition counter. It is particularly useful to adjust the CPU load related to IFOC algorithm execution for a given PWM frequency (refer to STR750 Reference Manual for more information on programmable repetition counter). When using ICS, the injected chain of conversions for current reading is directly triggered by a PWM register update event. Moreover, since the IFOC algorithm is executed at the end of the injected chain of conversions in the related ISR, changing repetition counter has a direct impact on IFOC refresh rate and thus on CPU load. However, in the case of three shunt topology current reading, to ensure that the IFOC algorithm is executed once for each PWM register update, it is necessary to keep the synchronization between current conversions triggering and PWM signal. In the proposed software library, this is automatically performed, so that you can reduce the frequency of execution of the IFOC algorithm by simply changing the default value of the repetition counter (the REP_RATE parameter in the MC_Control_Param.h header file). Figure 48 shows current sampling triggering, and IFOC algorithm execution with respect to PWM period when REP_RATE is set to 3. Figure 48. AD conversions for three shunt topology stator currents reading and IFOC algorithm execution when REP_RATE=3 Note: Because three shunt resistor topology requires low side switches to be on when performing current reading A/D conversions, the REP_RATE parameter must be an odd number in this case. Considering that the raw IFOC algorithm execution time is about 27.5µs when in three shunt resistor stator current reading configuration, the related contribution to CPU load can be computed as follows: () 100 10 27.5 /2 1 REP_RATE F 100 10 27.5 te Refresh_Ra F Load CPU 6 PWM 6 PWM % ⋅ ⋅ ⋅ + = ⋅ ⋅ ⋅ = − − |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |