| 전자부품 데이터시트 검색엔진 |
|
C161PI 데이터시트(PDF) 47 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
C161PI 데이터시트(HTML) 47 Page - Infineon Technologies AG |
|
47 / 82 page ![]() &3, Data Sheet 45 1999-07 AC Characteristics Definition of Internal Timing The internal operation of the C161PI is controlled by the internal CPU clock f CPU. Both edges of the CPU clock can trigger internal (e.g. pipeline) or external (e.g. bus cycles) operations. The specification of the external timing (AC Characteristics) therefore depends on the time between two consecutive edges of the CPU clock, called “TCL” (see figure below). Figure 11 Generation Mechanisms for the CPU Clock The CPU clock signal I CPU can be generated from the oscillator clock signal IOSC via different mechanisms. The duration of TCLs and their variation (and also the derived external timing) depends on the used mechanism to generate I CPU. This influence must be regarded when calculating the timings for the C161PI. Note: The example for PLL operation shown in the fig. above refers to a PLL factor of 4. The used mechanism to generate the CPU clock is selected during reset via the logic levels on pins P0.15-13 (P0H.7-5). The table below associates the combinations of these three bits with the respective clock generation mode. TCL TCL TCL TCL I&38 I26& I&38 I26& 3KDVH/RFNHG/RRS2SHUDWLRQ 'LUHFW&ORFN'ULYH TCL TCL I&38 I26& 3UHVFDOHU2SHUDWLRQ |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |