전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

C161PI 데이터시트(PDF) 49 Page - Infineon Technologies AG

부품명 C161PI
상세설명  16-Bit Single-Chip Microcontroller
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  INFINEON [Infineon Technologies AG]
홈페이지  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

C161PI 데이터시트(HTML) 49 Page - Infineon Technologies AG

Back Button C161PI Datasheet HTML 45Page - Infineon Technologies AG C161PI Datasheet HTML 46Page - Infineon Technologies AG C161PI Datasheet HTML 47Page - Infineon Technologies AG C161PI Datasheet HTML 48Page - Infineon Technologies AG C161PI Datasheet HTML 49Page - Infineon Technologies AG C161PI Datasheet HTML 50Page - Infineon Technologies AG C161PI Datasheet HTML 51Page - Infineon Technologies AG C161PI Datasheet HTML 52Page - Infineon Technologies AG C161PI Datasheet HTML 53Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 82 page
background image
&3,
Data Sheet
47
1999-07
The timings listed in the AC Characteristics that refer to TCLs therefore must be
calculated using the minimum TCL that is possible under the respective circumstances.
The actual minimum value for TCL depends on the jitter of the PLL. As the PLL is
constantly adjusting its output frequency so it corresponds to the applied input frequency
(crystal or oscillator) the relative deviation for periods of more than one TCL is lower than
for one single TCL (see formula and figure below).
For a period of
N * TCL the minimum value is computed using the corresponding
deviation D
N:
(
N * TCL)
min = N * TCLNOM - D
N
D
N [ns] = ±(13.3 + N*6.3) / ICPU [MHz],
where
N = number of consecutive TCLs
and 1
≤ N ≤ 40.
So for a period of 3 TCLs @ 25 MHz (i.e.
N = 3): D
3 = (13.3 + 3 * 6.3) / 25 = 1.288 ns,
and (3TCL)
min = 3TCLNOM - 1.288 ns = 58.7 ns (@ ICPU = 25 MHz).
This is especially important for bus cycles using waitstates and e.g. for the operation of
timers, serial interfaces, etc. For all slower operations and longer periods (e.g. pulse train
generation or measurement, lower baudrates, etc.) the deviation caused by the PLL jitter
is neglectible.
Note: For all periods longer than 40 TCL the N=40 value can be used (see figure below).
Figure 12
Approximated Maximum Accumulated PLL Jitter
40
20
10
5
1
±1
±10
±20
N
This approximated formula is valid for
1
≤ 1 ≤ 40 and 10MHz ≤ f
CPU ≤ 25MHz.
±26.5
Max.jitter D1 [ns]
20 MHz
25 MHz
16 MHz
10 MHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com