전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

C161PI 데이터시트(PDF) 77 Page - Infineon Technologies AG

부품명 C161PI
상세설명  16-Bit Single-Chip Microcontroller
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  INFINEON [Infineon Technologies AG]
홈페이지  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

C161PI 데이터시트(HTML) 77 Page - Infineon Technologies AG

Back Button C161PI Datasheet HTML 73Page - Infineon Technologies AG C161PI Datasheet HTML 74Page - Infineon Technologies AG C161PI Datasheet HTML 75Page - Infineon Technologies AG C161PI Datasheet HTML 76Page - Infineon Technologies AG C161PI Datasheet HTML 77Page - Infineon Technologies AG C161PI Datasheet HTML 78Page - Infineon Technologies AG C161PI Datasheet HTML 79Page - Infineon Technologies AG C161PI Datasheet HTML 80Page - Infineon Technologies AG C161PI Datasheet HTML 81Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 82 page
background image
&3,
Data Sheet
75
1999-07
AC Characteristics
CLKOUT and READY (Reduced Supply Voltage Range)
(Operating Conditions apply)
Parameter
Symbol
Max. CPU Clock
= 20 MHz
Variable CPU Clock
1 / 2TCL = 1 to 20 MHz
Unit
min.
max.
min.
max.
CLKOUT cycle time
W
29
CC
40
40
2TCL
2TCL
ns
CLKOUT high time
W
30
CC
15
–
TCL – 10
–
ns
CLKOUT low time
W
31
CC
13
–
TCL – 12
–
ns
CLKOUT rise time
W
32
CC
–
12
–
12
ns
CLKOUT fall time
W
33
CC
–
8
–8ns
CLKOUT rising edge to
ALE falling edge
W
34
CC
0 +
W
A
8 +
W
A
0 +
W
A
8 +
W
A
ns
Synchronous READY
setup time to CLKOUT
W
35
SR
18
–
18
–
ns
Synchronous READY
hold time after CLKOUT
W
36
SR
4
–
4–ns
Asynchronous READY
low time
W
37
SR
68
–
2TCL +
W
58
–ns
Asynchronous READY
setup time
1)
1) These timings are given for test purposes only, in order to assure recognition at a specific clock edge.
W
58
SR
18
–
18
–
ns
Asynchronous READY
hold time
1)
W
59
SR
4
–
4–ns
Async. READY hold time
after RD, WR high
(Demultiplexed Bus)
2)
2) Demultiplexed bus is the worst case. For multiplexed bus 2TCL are to be added to the maximum values. This
adds even more time for deactivating READY.
The 2
W
A and WC refer to the next following bus cycle, WF refers to the current bus cycle.
The maximum limit for
W
60 must be fulfilled if the next following bus cycle is READY controlled.
W
60
SR
0
0
+ 2
W
A +
W
C + WF
2)
0
TCL - 25
+ 2
W
A + WC
+
W
F
2)
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com