PI7C8150BMA-33 datasheet(41/107 Pages) PERICOM

41 / 107 page

PI7C8150B

ASYNCHRONOUS 2-PORT PCI-TO-PCI BRIDGE

Page 41 of 107

April 2015 – Revision 2.1

ADDRESS DECODING

PI7C8150B uses three address ranges that control I/O and memory transaction forwarding.

These address ranges are defined by base and limit address registers in the configuration

space. This chapter describes these address ranges, as well as ISA-mode and VGA-

addressing support.

4.1

ADDRESS RANGES

PI7C8150B uses the following address ranges that determine which I/O and memory

transactions are forwarded from the primary PCI bus to the secondary PCI bus, and from

the secondary bus to the primary bus:



Two 32-bit I/O address ranges



Two 32-bit memory-mapped I/O (non-prefetchable memory) ranges



Two 32-bit prefetchable memory address ranges

Transactions falling within these ranges are forwarded downstream from the primary PCI

bus to the secondary PCI bus. Transactions falling outside these ranges are forwarded

upstream from the secondary PCI bus to the primary PCI bus.

No address translation is required in PI7C8150B. The addresses that are not marked for

downstream are always forwarded upstream.

4.2

I/O ADDRESS DECODING

PI7C8150B uses the following mechanisms that are defined in the configuration space to

specify the I/O address space for downstream and upstream forwarding:



I/O base and limit address registers



The ISA enable bit



The VGA mode bit



The VGA snoop bit

This section provides information on the I/O address registers and ISA mode. Section 4.4

provides information on the VGA modes.

To enable downstream forwarding of I/O transactions, the I/O enable bit must be set in the

command register in configuration space. All I/O transactions initiated on the primary bus

will be ignored if the I/O enable bit is not set. To enable upstream forwarding of I/O

transactions, the master enable bit must be set in the command register. If the master-

enable bit is not set, PI7C8150B ignores all I/O and memory transactions initiated on the

secondary bus.

The master-enable bit also allows upstream forwarding of memory transactions if it is set.

15-0048

PI7C8150BMA-33 데이터시트(PDF) 41 Page - Pericom Semiconductor Corporation

PI7C8150BMA-33 데이터시트(HTML) 41 Page - Pericom Semiconductor Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL