전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

TMP320C2811PBKA 데이터시트(PDF) 120 Page - Texas Instruments

부품명 TMP320C2811PBKA
상세설명  TMS320R2811, TMS320R2812 Digital Signal Processors
PDF  147 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

TMP320C2811PBKA 데이터시트(HTML) 120 Page - Texas Instruments

Back Button TMP320C2811PBKA Datasheet HTML 116Page - Texas Instruments TMP320C2811PBKA Datasheet HTML 117Page - Texas Instruments TMP320C2811PBKA Datasheet HTML 118Page - Texas Instruments TMP320C2811PBKA Datasheet HTML 119Page - Texas Instruments TMP320C2811PBKA Datasheet HTML 120Page - Texas Instruments TMP320C2811PBKA Datasheet HTML 121Page - Texas Instruments TMP320C2811PBKA Datasheet HTML 122Page - Texas Instruments TMP320C2811PBKA Datasheet HTML 123Page - Texas Instruments TMP320C2811PBKA Datasheet HTML 124Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 120 / 147 page
background image
Electrical Specifications
120
June 2004
SPRS257
Lead
Active
Trail
DIN
td(XCOH-XZCSL)
td(XCOH-XA)
td(XCOHL-XRDL)
td(XCOHL-XZCSH)
td(XCOHL-XRDH)
WS (Asynch)
XCLKOUT=XTIMCLK
XCLKOUT=1/2 XTIMCLK
XZCS0AND1, XZCS2,
XZCS6AND7
XA[0:18]
XRD
XWE
XR/W
XD[0:15]
XREADY(Asynch)
NOTES: A. All XINTF accesses (lead period) begin on the rising edge of XCLKOUT. When necessary, the device will insert an alignment
cycle before an access to meet this requirement.
B. During alignment cycles, all signals will transition to their inactive state.
C. During inactive cycles, the XINTF address bus will always hold the last address put out on the bus. This includes alignment
cycles.
D. For each sample, setup time from the beginning of the access can be calculated as:
D = (XRDLEAD + XRDACTIVE −3 +n) tc(XTIM) − tsu(XRDYasynchL)XCOHL
where n is the sample number: n = 1, 2, 3, and so forth.
E. Reference for the first sample is with respect to this point:
E = (XRDLEAD + XRDACTIVE −2) tc(XTIM)
tsu(XRDYasynchL)XCOHL
tsu(XD)XRD
ta(XRD)
ta(A)
th(XRDYasynchL)
th(XD)XRD
th(XRDYasynchH)XZCSH
= Don’t care. Signal can be high or low during this time.
Legend:
See Notes
A and B
See Note C
tsu(XRDYasynchH)XCOHL
See Note D
See Note E
te(XRDYasynchH)
Figure 6−29. Example Read With Asynchronous XREADY Access
XTIMING register parameters used for this example:
XRDLEAD
XRDACTIVE
XRDTRAIL
USEREADY
X2TIMING
XWRLEAD
XWRACTIVE
XWRTRAIL
READYMODE
≥1
3
≥1
1
0
N/A†
N/A†
N/A†
1 = XREADY
(Asynch)
† N/A = “Don’t care” for this example



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com