 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
PC87591L 데이터시트(PDF) 396 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87591L 데이터시트(HTML) 396 Page - National Semiconductor (TI) |
|
|
396 / 437 page  7.0 Device Specifications (Continued) www.national.com 396 Revision 1.07 Figure 145. PS/2 Transmit Timing Figure 146. PS/2 Clock Signal Pulled Low by PC87591x 7.6.9 ACCESS.bus Timing Symbol Figure Description Reference Conditions Min Max Unit ACB Input Timing tBUFi 148 Bus free time between Stop and Start condition tSCLhigho - tCSTOsi 148 SCL setup time Before Stop condition 8 * tCLK − tSCLri - tCSTRhi 148, 149 SCL hold time After Start condition 8 * tCLK − tSCLri - tCSTRsi 149 SCL setup time Before Start condition 8 * tCLK − tSCLri - tDHCsi 149 Data high setup time Before SCL RE 2 * tCLK - tDLCsi 148 Data low setup time Before SCL RE 2 * tCLK - tSCLfi 147 SCL signal fall time 300 ns tSCLri 147 SCL signal rise time 1 µs tSCLlowi 150 SCL low time After SCL FE 16 * tCLK - PSDAT1-4 PSCLK1-4 tPSDOv tPSCLKl tPSCLKh tPSDOh PSCLK1-4 CLK tPSCLKa tPSCLKia |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
