전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PC87591L 데이터시트(PDF) 75 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
부품명 PC87591L
상세설명  LPC Mobile Embedded Controllers
PDF  437 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NSC [National Semiconductor (TI)]
홈페이지  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC87591L 데이터시트(HTML) 75 Page - National Semiconductor (TI)

Back Button PC87591L Datasheet HTML 71Page - National Semiconductor (TI) PC87591L Datasheet HTML 72Page - National Semiconductor (TI) PC87591L Datasheet HTML 73Page - National Semiconductor (TI) PC87591L Datasheet HTML 74Page - National Semiconductor (TI) PC87591L Datasheet HTML 75Page - National Semiconductor (TI) PC87591L Datasheet HTML 76Page - National Semiconductor (TI) PC87591L Datasheet HTML 77Page - National Semiconductor (TI) PC87591L Datasheet HTML 78Page - National Semiconductor (TI) PC87591L Datasheet HTML 79Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 437 page
background image
4.0 Embedded Controller Modules (Continued)
Revision 1.07
75
www.national.com
At the first TIW or T2 (when there are no TIW cycles), the data is placed on the data bus. The bus cycle is completed at T2;
at this point, WR0-1 are deactivated. The address and data remain valid until T2 is completed.
After T2, the number of Thold cycles specified by HOLD in SZCFGn register (may be 0) is added to the transaction. When
Thold cycles are added, the address and data remain valid until the end of the last Thold cycle. SELn (or SELIO) is deactivated
on the first Thold cycle. When no Thold cycles are specified, SELn (or SELIO) is deactivated in the clock cycle after T2 unless
another read or write from the same zone follows. The data is put in TRI-STATE in the clock cycle after the last Thold or T2
(if no Thold cycle is configured); see Figures 15, 16 and 17.
Hold cycles
according to
HOLD in
SZCFGn reg.
HOLD field in SZCFGn reg.
≠ 0
WAIT field in SZCFGn reg.
≠ 0
WAIT field in SZCFGn reg. = 0
First Thold;
SELn: inactive.
Hold cycles completed
Address placed on A0-19;
SELn: activated;
WR0-1: activated.
Data placed
on D0-15
Internal waits completed
HOLD field in SZCFGn reg. = 0
Address on A0-19 invalid/changed;
Data put in TRI-STATE;
SELn: inactive.
Data placed on D0-15;
WR0-1: inactive.
Internal waits corresponding to WAIT field in SZCFGn register
T2
Thold
T1
end
begin
Note: References to SZCFGn also apply to the IOCFG register.
References to SELn also apply to the SELIO signal.
TIW
Figure 15. Late Write Bus Cycle



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com