전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

PC87591L 데이터시트(PDF) 90 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
부품명 PC87591L
상세설명  LPC Mobile Embedded Controllers
PDF  437 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NSC [National Semiconductor (TI)]
홈페이지  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC87591L 데이터시트(HTML) 90 Page - National Semiconductor (TI)

Back Button PC87591L Datasheet HTML 86Page - National Semiconductor (TI) PC87591L Datasheet HTML 87Page - National Semiconductor (TI) PC87591L Datasheet HTML 88Page - National Semiconductor (TI) PC87591L Datasheet HTML 89Page - National Semiconductor (TI) PC87591L Datasheet HTML 90Page - National Semiconductor (TI) PC87591L Datasheet HTML 91Page - National Semiconductor (TI) PC87591L Datasheet HTML 92Page - National Semiconductor (TI) PC87591L Datasheet HTML 93Page - National Semiconductor (TI) PC87591L Datasheet HTML 94Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 90 / 437 page
background image
Embedded Controller Modules (Continued)
www.national.com
90
Revision 1.07
4.2.5
Bus Policy
Intermittent Operation Mode
Figure 30. DMAC Direct Bus Cycles in Intermittent Mode, DMRQ Asserted Constantly.
When BPC bit in DMACNTLn is 0, channel n is in Intermittent mode. In this mode, the DMAC channel relinquishes the bus
after each transaction, regardless of the state of its DMA request input. In this way, the DMAC gives the core (and other
DMA channels) a chance to use the bus, even if a DMA device needs the bus for multiple transfers.
Continuous Operation Mode
Figure 31. DMAC Direct Bus Cycles in Continuous Mode - External Bus
When BPC bit in DMACNTLn register is 1, channel n is in Continuous mode. In this mode, a DMAC channel uses the bus
continuously, as long as its request is active and BLTCn > 0. This allows the channel to utilize the full bandwidth of the bus.
The activity of this channel cannot be interrupted by any other internal bus master, including higher priority DMAC channels.
It is the system designer’s responsibility to limit the duration of the DMA request to prevent bus starvation.
CLK
DMRQi
ADDR
DMACKi
T1
T2
T1
T2
Tidle
Bus State
ADCA
ADCA
Tidle
Core Cycle Address
CLK
DMRQi
ADDR
DMACKi
T1
T2
T2
Tidle
T1
Bus State
ADCA
T1
Core Cycle Address
ADCA
T2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com