 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
MT9072AB 데이터시트(PDF) 89 Page - Zarlink Semiconductor Inc |
|
|
|||||||||||||||||||||||||||||
MT9072AB 데이터시트(HTML) 89 Page - Zarlink Semiconductor Inc |
|
|
89 / 275 page  MT9072 Data Sheet 89 Zarlink Semiconductor Inc. 14.0 Maintenance and Alarms 14.1 T1 Maintenance and Alarms 14.1.1 T1 Error Insertion Six types of error conditions can be inserted into the transmit DS1 data stream through control bits, which are located in address Y03 -Transmit Error Control Word. These error events include bipolar violation errors (BPVE), CRC-6 errors (CRCE), Ft errors (FTE), Fs errors (FSE), payload errors (PERR) and a loss of signal condition (LOSE). If LOSE is one the selected framer transmits an all zeros signal (no pulses) and zero code suppression is overridden. If LOSE bit is zero, data is transmitted normally. 14.1.2 T1 Per Timeslot Control There are 24 per timeslot control registers occupying a total of 24 unique addresses (Y90-YA7). Each register controls a transmit timeslot and the equivalent channel data on DSTo. For example, register address Y90 of the first per timeslot control register contains program control for transmit timeslot 0 and DSTo channel 0. 14.1.3 T1 Per Timeslot Looping Any channel or combination of channels may be looped from transmit (sourced from DSTi) to receive (output on DSTo) ST-BUS channels. When bit 4 (LTSL) in the Per Timeslot Control Word(Y90-YA7) is set the data from the equivalent transmit channel is looped back onto the equivalent receive timeslot. Any channel or combination of channels may be looped from receive (sourced from the line data) to transmit (output onto the line) channels. When bit 5 (RTSL) in the Per Timeslot Control Word is set the data from the equivalent receive timeslot is looped back onto the equivalent transmit timeslot. Counter Source Interrupt Status Bits 1 Second Latch Description Bits Address Bit Indication Overflow Description Bit Address PRBS Error Counter PEC7-0 Y15 PEI PEO NA NA NA PRBS CRC-4 MF Counter PCC7-0 Y15 CALN NA PCO NA NA NA Loss of Sync Counter SLC7-0 Y16 BSYNC BSYNC SLO NA NA NA E-bit Error Counter EEC15-0 Y17 REB1 REB2 EEI EEO E-bit Error Count Latch EEL15-0 Y28 BPV Error Counter VEC15-0 Y18 VEI VEO BPV Error Count Latch VEL15-0 Y29 CRC-4 Error Counter CEC15-0 Y19 CRCS1 CRCS2 CEI CEO CRC-4 Error Count Latch CEL15-0 Y2A FAS Bit Error Counter BEC7-0 Y1A BEI BEO FAS Bit Error Count Latch BEL7-0 Y2B FAS Error Counter FEC7-0 Y1A FEI FEO FAS Error Count Latch FEL7-0 Y2B Table 43 - Error Counter and Event Dependency (E1) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
