MT9072AB datasheet(131/275 Pages) ZARLINK

131 / 275 page

MT9072

Data Sheet

131

Zarlink Semiconductor Inc.

Bit

Name

Functional Description

15-12

not used.

RXclk

This bit represents the receiver clock generated after the RXEN control bit, but before

zero deletion is considered.

TXclk

This bit represents the transmit clock generated after the TXEN control bit, but before zero

insertion is considered.

Vcrc

This is the CRC recognition status bit for the receiver. Data is clocked into the register and

then this bit is monitored to see if comparison was successful (bit will be high).

Vaddr

This is the address recognition status bit for the receiver. Data is clocked into the Address

Recognition Register and then this bit is monitored to see if comparison was successful

(bit will be high).

7-0

TBP7-0

Transmit Byte Counter Position. These 7 bits provide the position of the Transmit HDLC

Byte Counter register (YF6). The counter is decremented as a byte of data is sent through

the Transmit FIFO.

When this register reaches the count of one, the next write to the Tx FIFO will be tagged

as an end of packet byte. The counter decrements at the end of the write to the Tx FIFO.

If the Cycle bit of YF2 is set high, the counter will cycle through the programmed value

continuously.

Table 91 - Transmit Byte Counter Position and HDLC Test Status(Y1C) (T1)

Bit

Name

Functional Description

15-7

not used.

6IDC

Idle Channel State.Is set to a 1 when an idle Channel state (15 or more ones) has been

detected at the receiver. This is an asynchronous event. On power reset, this may be 1 if

the clock (RXC) was not operating. Status becomes valid after the first 15 bits or the first

zero is received.

5-4

RQ9-8

RQ9-8Byte Status bits from RX FIFO. These bits determine the status of the byte to be

read from RX FIFO as follows:

00 Packet Byte

01 First Byte

10 Last byte of good packet

11 Last byte of bad packet

3-2

TXSTAT1-0 Transmit FiFO Status:

00 Transmit FIFO is full.

01 The number of bytes in the transmit FIFO has reached or exceeded the 16 bytes

threshold

10 Transmit FIFO is empty

11 The number of bytes in the TX FIFO is less than the 16 byte threshold.

1-0

RXSTAT1-0 Receive FiFO Status:

00 Receive FIFO is empty.

01 The number of bytes in the Receive FIFO are less than the 16 bytes

10 Receive FIFO is full

11 The number of bytes in the Receive FIFO is greater than or equal to the 16 byte

threshold.

Table 92 - HDLC Status Word(Y1D) (T1)

MT9072AB 데이터시트(PDF) 131 Page - Zarlink Semiconductor Inc

MT9072AB 데이터시트(HTML) 131 Page - Zarlink Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL