전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

CS8420 데이터시트(PDF) 25 Page - Cirrus Logic

부품명 CS8420
상세설명  DIGITAL AUDIO SAMPLE RATE CONVERTER
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CIRRUS [Cirrus Logic]
홈페이지  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS8420 데이터시트(HTML) 25 Page - Cirrus Logic

Back Button CS8420 Datasheet HTML 21Page - Cirrus Logic CS8420 Datasheet HTML 22Page - Cirrus Logic CS8420 Datasheet HTML 23Page - Cirrus Logic CS8420 Datasheet HTML 24Page - Cirrus Logic CS8420 Datasheet HTML 25Page - Cirrus Logic CS8420 Datasheet HTML 26Page - Cirrus Logic CS8420 Datasheet HTML 27Page - Cirrus Logic CS8420 Datasheet HTML 28Page - Cirrus Logic CS8420 Datasheet HTML 29Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 80 page
background image
CS8420
DS245PP2
25
run at a frame rate of Fsi/2, and the serial audio out-
put port will run at Fsi. Identical data will appear in
both left and right data fields on the SDOUT pin.
For the serial audio input port to AES3 transmitter
data flow, in transmitter mono mode, then the input
port will run at Fso audio sample rate, while the
AES3 transmitter frame rate will be at Fso/2. The
data from either consecutive left, or right, positions
will be selected for transmitting in A and B sub-
frames.
SRC
AES3
Receiver
AES3
Transmitter
PLL
In
Out
AA
A
A
BB
B
B
96kHz stereo
96kHz frame rate
256x96kHz
96kHz stereo
96kHz frame rate
96kHz
Fsi
96kHz
Fso
OMCK (256, 384, or 512x 96kHz)
SRC
AES3
Receiver
AES3
Transmitter
PLL (x2)
In
Out
AA
A
A
BB
B
B
96kHz mono
48kHz frame rate
256x96kHz
96kHz mono
48kHz frame rate
96kHz
Fsi
96kHz
Fso
OMCK (256, 384, or 512x 96kHz)
*
+
A & B sub-frames data are time-multiplexed
into consecutive samples
Consecutive samples are alternately routed
to A& Bsub-fames
*+
RECEIVER
MONO MODE
RECEIVER
STEREO MODE
MMTLR
TRANSMITTER
STEREO MODE
TRANSMITTER
MONO MODE
A1
B1
Outgoing
AES3
SRC Aout
SRC Bout
A1
B1
A2
B2
STEREO
MONO
Frame
A2
B2
Outgoing
AES3
A selected
Outgoing
AES3
B selected
A1
A2
B1
B2
Frame
TRANSMITTER TIMING
Figure 23. Mono Mode Operation Compared to Normal Stereo Operation
A1
B1
A2
B2
Incoming
AES3
SRC Ain
SRC Bin
Ain & Bin
SRC
A1
A1
B1
B1
A2
B2
A2
B2
STEREO
MONO
Frame
RECEIVER TIMING



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com