CS8420 datasheet(50/80 Pages) CIRRUS

50 / 80 page

CS8420

DS245PP2

14.2

Hardware Mode 1 Description

(DEFAULT Data Flow, AES3 Input)

Hardware Mode 1 data flow is shown in Figure 26.

Audio data is input via the AES3 receiver, and rate

converted. The audio data at the new rate is then

output both via the serial audio output port and via

the AES3 transmitter.

The channel status data, user data and validity bit

information are handled in 2 alternative modes: 1A

and 1B, determined by a start-up resistor on the

COPY pin. In mode 1A, the received PRO, COPY,

ORIG, EMPH, and AUDIO channel status bits are

output on pins. The transmitted channel status bits

are copied from the received channel status data,

and the transmitted U and V bits are 0.

In mode 1B, only the COPY and ORIG pins are

output, and reflect the received channel status data.

The transmitted channel status bits, user data and

validity bits are input serially via the PRO/C, EM-

PH/U and AUDIO/V pins. Figure 22 shows the

timing requirements.

Start-up options are shown in Table 6, and allow

choice of the serial audio output port as a master or

slave, choice of 4 serial audio output port formats,

and the source for transmitted C, U and V data. The

following pages contain the detailed pin descrip-

tions for hardware mode 1.

If a validity, parity, bi-phase or lock receiver error

occurs, the current audio sample will be held.

AES3

Encoder

&Tx

Serial

Audio

Output

AES3 Rx

Decoder

Sample

Rate

Converter

C & U bit Data Buffer

Clocked by

Output Clock

Clocked by

Input Derived Clock

RXP

RXN

OLRCK

OSCLK

SDOUT

TXP

TXN

RMCK

RERR

COPY ORIG EMPH/U

TCBLD

PRO/C

AUDIO/V

TCBL

MUTE

DFC0

DFC1

S/AES

VD+

H/S

Output

Clock

Source

OMCK

Power supply pins (VD+, VA+, DGND, AGND), the reset pin (RST) and the PLL filter pin (FILT)

are omitted from this diagram. Please refer to the Typical Connection Diagram for hook-up details.

Figure 26. Hardware Mode 1 - Default Data Flow, AES3 Input

SDOUT RMCK RERR COPY

Function

Serial Output Port is Slave

Serial Output Port is Master

Mode1A: C transmitted data

is copied from received data,

U & V = 0, received PRO,

EMPH, AUDIO are visible.

Mode 1B: CUV transmitted

data is input serially on pins,

received PRO, EMPH,

AUDIO are not visible

Serial Output Format OF1

Serial Output Format OF2

Serial Output Format OF3

Serial Output Format OF4

Table 6. Hardware Mode 1 Start-up Options

CS8420 데이터시트(PDF) 50 Page - Cirrus Logic

CS8420 데이터시트(HTML) 50 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

데이터시트 다운로드

링크 URL