전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DSP56156ROM 데이터시트(PDF) 22 Page - Motorola, Inc

부품명 DSP56156ROM
상세설명  16-bit Digital Signal Processor
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MOTOROLA [Motorola, Inc]
홈페이지  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

DSP56156ROM 데이터시트(HTML) 22 Page - Motorola, Inc

Back Button DSP56156ROM Datasheet HTML 18Page - Motorola, Inc DSP56156ROM Datasheet HTML 19Page - Motorola, Inc DSP56156ROM Datasheet HTML 20Page - Motorola, Inc DSP56156ROM Datasheet HTML 21Page - Motorola, Inc DSP56156ROM Datasheet HTML 22Page - Motorola, Inc DSP56156ROM Datasheet HTML 23Page - Motorola, Inc DSP56156ROM Datasheet HTML 24Page - Motorola, Inc DSP56156ROM Datasheet HTML 25Page - Motorola, Inc DSP56156ROM Datasheet HTML 26Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 76 page
background image
AC Electrical Characteristics and Timing
22
DSP56156 Data Sheet
MOTOROLA
Reset, Stop, Wait, Mode Select, and Interrupt Timing
(VCC = 5.0 V dc ± 10%, TJ = -40° to +125°C, CL = 50 pF + 1 TTL Load)
cyc = Clock cycle = 1/2 instruction cycle = 2 T cycles
ws = Number of wait states programmed into external bus access using BCR (WS = 0 - 31)
Table 13 Reset, Stop, Wait, Mode Select, and Interrupt Timing
Num
Characteristics
40 MHz
50 MHz
60 MHz
Unit
Min
Max
Min
Max
Min
Max
10
RESET Assertion to Address, Data and
Control Signals High Impedance
—25
—
23
—
21
ns
11
Minimum Stabilization Duration
(See Note 1)
OMR bit 6=0
OMR bit 6=1
600KT
60T
—
—
600KT
60T
—
—
600KT
60T
—
—
ns
ns
12
Asynchronous RESET Deassertion to
First External Address Output
(See Note 7)
16T
18T+20
16T
18T+17
16T
18T+15
ns
13
Synchronous Reset Setup Time from
RESET Deassertion to Rising Edge of
CLKO
7
cyc-4
6
cyc-3
5
cyc-2
ns
14
Synchronous Reset Delay Time from
CLKO High to the First External Access
(See Note 7)
16T+3
16T+20
16T+ 3
16T+18
16T+3
16T+16
ns
15
Mode Select Setup Time
22
—
20
—
18
—
ns
16
Mode Select Hold Time
0—
0
—
0
—
ns
17
Edge-triggered Interrupt Request Width
13
—
11
—
9
—
ns
18
Delay from IRQA, IRQB Assertion to
External Data Memory Access Out Valid
- Caused by First Interrupt
Instruction Fetch
- Caused by First Interrupt
Instruction Execution
11T+4
19T+4
—
—
11T+4
19T+4
—
—
11T+3
19T+3
—
—
ns
ns
19
Delay from IRQA, IRQB Assertion to
General Purpose Output Valid Caused
by the Execution of the First Interrupt
Instruction
22T+5
—
22T+4
—
22T+3
—
ns
20
Delay from External Data Memory
Address Output Valid Caused by First
Interrupt Instruction Execution to Inter-
rupt Request Deassertion for Level Sen-
sitive Fast Interrupts (See Note 2)
—5T-26
+
cyc
× ws
—5T-24
+
cyc
× ws
—5T-22
+
cyc
× ws
ns
Reset, Stop, Wait, Mode Select, and Interrupt Timing
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com