전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DSP56156ROM 데이터시트(PDF) 23 Page - Motorola, Inc

부품명 DSP56156ROM
상세설명  16-bit Digital Signal Processor
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MOTOROLA [Motorola, Inc]
홈페이지  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

DSP56156ROM 데이터시트(HTML) 23 Page - Motorola, Inc

Back Button DSP56156ROM Datasheet HTML 19Page - Motorola, Inc DSP56156ROM Datasheet HTML 20Page - Motorola, Inc DSP56156ROM Datasheet HTML 21Page - Motorola, Inc DSP56156ROM Datasheet HTML 22Page - Motorola, Inc DSP56156ROM Datasheet HTML 23Page - Motorola, Inc DSP56156ROM Datasheet HTML 24Page - Motorola, Inc DSP56156ROM Datasheet HTML 25Page - Motorola, Inc DSP56156ROM Datasheet HTML 26Page - Motorola, Inc DSP56156ROM Datasheet HTML 27Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 76 page
background image
AC Electrical Characteristics and Timing
MOTOROLA
DSP56156 Data Sheet
23
(VCC = 5.0 V dc ± 10%, TJ = -40° to +125°C, CL = 50 pF + 1 TTL Load)
Table 13 Reset, Stop, Wait, Mode Select, and Interrupt Timing (continued)
Num
Characteristics
40 MHz
50 MHz
60 MHz
Unit
Min
Max
Min
Max
Min
Max
21
Delay from General-Purpose
Output Valid Caused by the
Execution of the First Inter-
rupt Instruction to IRQA,
IRQB Deassertion for Level
Sensitive Fast Interrupts — If
2nd Interrupt Instruction is:
Single Cycle
(See Note 2)
Two Cycles
—
—
cyc - 29
3 cyc - 29
—
—
cyc - 27
3 cyc - 27
—
—
cyc - 26
3 cyc - 26
ns
ns
22
Synchronous setup time from
IRQA, IRQB assertion to
Synchronous falling edge of
CLKO (See Notes 5 and 6)
14
cyc-3
13
cyc-2
12
cyc-1
ns
23
Falling Edge of CLKO to First
Interrupt Vector Address Out
Valid after Synchronous
recovery from Wait State
(See Notes 3 and 5)
27T+3
27T+20
27T+3
27T+18
27T+3
27T+16
ns
24
IRQA Width Assertion to
Recover from Stop State
(See Note 4)
15
—
13
—
12
—
ns
25
Delay from IRQA Assertion to
Fetch of first instruction (exit-
ing Stop)
(See Notes 1 and 3)
OMR bit 6=0
OMR bit 6=1
524303T+4
47T+4
—
—
524303T+3
47T+3
—
—
524303T+3
47T+3
—
—
ns
ns
28
Duration for Level Sensitive
IRQA Assertion to Cause the
Fetch of First IRQA Interrupt
Instruction (exiting Stop)
(See Notes 1 and 3)
OMR bit 6=0
OMR bit 6=1
524303T
47T
—
—
524303T
47T
—
—
524303T
47T
—
—
ns
ns
29
Delay from Level Sensitive
IRQA Assertion to First Inter-
rupt Vector Address Out
Valid (exiting Stop)
(See Notes 1 and 3)
OMR bit 6=0
OMR bit 6=1
524303T+4
47T+4
—
—
524303T+3
47T+3
—
—
524303T+3
47T+3
—
—
ns
ns
Reset, Stop, Wait, Mode Select, and Interrupt Timing
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com