| 전자부품 데이터시트 검색엔진 |
|
DSP56156ROM 데이터시트(PDF) 28 Page - Motorola, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56156ROM 데이터시트(HTML) 28 Page - Motorola, Inc |
|
28 / 76 page ![]() AC Electrical Characteristics and Timing 28 DSP56156 Data Sheet MOTOROLA Figure 16 Recovery from Wait/Stop State Using DR Pin — Asynchronous Timing Capacitance Derating The DSP56156 External Bus Timing Specifications are designed and tested at the maximum ca- pacitive load of 50 pF, including stray capacitance. Typically, the drive capability of the Exter- nal Bus pins (A0-A15, D0-D15, PS/DS, RD, BS, WR, R/W) derates linearly at 1 ns per 12 pF of additional capacitance from 50 pF to 250 pF of loading. Port B and C pins derate linearly at 1 ns per 5 pF of additional capacitance from 50 pF to 250 pF of loading. When an internal memory access follows an external memory access, the PS/DS, R/W, RD and WR strobes remain deasserted and A0-A15 do not change from their previous state. CLKO (output) DR (input) DSO (output) 31 T1, T3 30 33 T0, T2 Reset, Stop, Wait, Mode Select, and Interrupt Timing Capacitance Derating Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |