전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ST72344S2 데이터시트(PDF) 110 Page - STMicroelectronics

부품명 ST72344S2
상세설명  SCI asynchronous serial interface
PDF  247 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72344S2 데이터시트(HTML) 110 Page - STMicroelectronics

Back Button ST72344S2 Datasheet HTML 106Page - STMicroelectronics ST72344S2 Datasheet HTML 107Page - STMicroelectronics ST72344S2 Datasheet HTML 108Page - STMicroelectronics ST72344S2 Datasheet HTML 109Page - STMicroelectronics ST72344S2 Datasheet HTML 110Page - STMicroelectronics ST72344S2 Datasheet HTML 111Page - STMicroelectronics ST72344S2 Datasheet HTML 112Page - STMicroelectronics ST72344S2 Datasheet HTML 113Page - STMicroelectronics ST72344S2 Datasheet HTML 114Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 110 / 247 page
background image
On-chip peripherals
ST72344xx, ST2345xx
110/247
Doc ID 12321 Rev 6
length of the pulse depends on the value of OC1R register; the period depends on the
value of OC2R register.
Bits 3:2 = CC[1:0] Clock Control.
The timer clock mode depends on these bits:
Note:
If the external clock pin is not available, programming the external clock configuration stops
the counter.
Bit 1 = IEDG2 Input Edge 2.
This bit determines which type of level transition on the ICAP2 pin will trigger the
capture.
0: A falling edge triggers the capture.
1: A rising edge triggers the capture.
Bit 0 = EXEDG External Clock Edge.
This bit determines which type of level transition on the external clock pin EXTCLK will
trigger the counter register.
0: A falling edge triggers the counter register.
1: A rising edge triggers the counter register.
Control/status register (CSR)
Reset value: 0000 0000 (00h)
The three least significant bits are not used.
Bit 7 = ICF1 Input Capture Flag 1.
0: No input capture (reset value).
1: An input capture has occurred on the ICAP1 pin or the counter has reached the
OC2R value in PWM mode. To clear this bit, first read the SR register, then read or
write the low byte of the IC1R (IC1LR) register.
Bit 6 = OCF1 Output Compare Flag 1.
0: No match (reset value).
1: The content of the free running counter has matched the content of the OC1R
register. To clear this bit, first read the SR register, then read or write the low byte of the
OC1R (OC1LR) register.
Table 50.
Clock control bits
Timer clock
CC1
CC0
fCPU / 4
0
0
fCPU / 2
0
1
fCPU / 8
1
0
External clock (where available)
1
1
7
0
ICF1
OCF1
TOF
ICF2
OCF2
TIMD
0
0
Read-only



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com