전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ST72344S2 데이터시트(PDF) 233 Page - STMicroelectronics

부품명 ST72344S2
상세설명  SCI asynchronous serial interface
PDF  247 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72344S2 데이터시트(HTML) 233 Page - STMicroelectronics

Back Button ST72344S2 Datasheet HTML 229Page - STMicroelectronics ST72344S2 Datasheet HTML 230Page - STMicroelectronics ST72344S2 Datasheet HTML 231Page - STMicroelectronics ST72344S2 Datasheet HTML 232Page - STMicroelectronics ST72344S2 Datasheet HTML 233Page - STMicroelectronics ST72344S2 Datasheet HTML 234Page - STMicroelectronics ST72344S2 Datasheet HTML 235Page - STMicroelectronics ST72344S2 Datasheet HTML 236Page - STMicroelectronics ST72344S2 Datasheet HTML 237Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 233 / 247 page
background image
ST72344xx, ST2345xx
Device configuration and ordering information
Doc ID 12321 Rev 6
233/247
OPT1 = FMP_R Read-out protection
Readout protection, when selected provides a protection against program memory
content extraction and against write access to Flash memory. Erasing the option bytes
when the FMP_R option is selected will cause the whole memory to be erased first and
the device can be reprogrammed. Refer to the ST7 Flash Programming Reference
Manual and Section 4.5 for more details.
0: Read-out protection off
1: Read-out protection on
OPT0 = FMP_W Flash write protection
This option indicates if the Flash program memory is write protected.
Warning: When this option is selected, the program memory (and the option bit itself)
can never be erased or programmed again.
0: Write protection off
1: Write protection on
15.1.2
Option byte 1
OPT7 = RSTC reset clock cycle selection
This option bit selects the number of CPU cycles inserted during the reset phase and
when exiting Halt mode. For resonator oscillators, it is advised to select 4096 due to the
long crystal stabilization time.
0: Reset phase with 4096 CPU cycles
1: Reset phase with 256 CPU cycles
OPT6:4 = OSCRANGE[2:0] Oscillator range
When the internal RC oscillator is not selected (Option OSC=1), these option bits
select the range of the resonator oscillator current source or the external clock source.
2k
10
4k
11
Option byte 0
Option byte 1
765
4321076543210
Default
value
111
1110011110111
Table 120.
Size of sector 0
Sector 0 size
SEC1
SEC0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com