| 전자부품 데이터시트 검색엔진 |
|
ACEX1 데이터시트(PDF) 24 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
ACEX1 데이터시트(HTML) 24 Page - List of Unclassifed Manufacturers |
|
24 / 86 page ![]() 24 Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet In addition to the six clear and preset modes, ACEX 1K devices provide a chip-wide reset pin that can reset all registers in the device. Use of this feature is set during design entry. In any of the clear and preset modes, the chip-wide reset overrides all other signals. Registers with asynchronous presets may be preset when the chip-wide reset is asserted. Inversion can be used to implement the asynchronous preset. Figure 12 shows examples of how to setup the preset and clear inputs for the desired functionality. Figure 12. ACEX 1K LE Clear & Preset Modes Asynchronous Clear Asynchronous Preset Asynchronous Preset & Clear Asynchronous Load without Clear or Preset labctrl1 (Asynchronous Load) PRN CLRN DQ NOT NOT labctrl1 (Asynchronous Load) Asynchronous Load with Clear labctrl2 (Clear) PRN CLRN DQ NOT NOT (Asynchronous Load) Asynchronous Load with Preset NOT NOT PRN CLRN DQ labctrl1 or labctrl2 PRN CLRN DQ VCC Chip-Wide Reset Chip-Wide Reset Chip-Wide Reset Chip-Wide Reset PRN CLRN DQ PRN CLRN DQ VCC Chip-WideReset Chip-Wide Reset data3 (Data) labctrl1 labctrl2 (Preset) data3 (Data) data3 (Data) labctrl1 or labctrl2 labctrl1 labctrl2 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |