전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ACEX1 데이터시트(PDF) 59 Page - List of Unclassifed Manufacturers

부품명 ACEX1
상세설명  Programmable Logic Device Family
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ETC [List of Unclassifed Manufacturers]
홈페이지  
Logo ETC - List of Unclassifed Manufacturers

ACEX1 데이터시트(HTML) 59 Page - List of Unclassifed Manufacturers

Back Button ACEX1 Datasheet HTML 55Page - List of Unclassifed Manufacturers ACEX1 Datasheet HTML 56Page - List of Unclassifed Manufacturers ACEX1 Datasheet HTML 57Page - List of Unclassifed Manufacturers ACEX1 Datasheet HTML 58Page - List of Unclassifed Manufacturers ACEX1 Datasheet HTML 59Page - List of Unclassifed Manufacturers ACEX1 Datasheet HTML 60Page - List of Unclassifed Manufacturers ACEX1 Datasheet HTML 61Page - List of Unclassifed Manufacturers ACEX1 Datasheet HTML 62Page - List of Unclassifed Manufacturers ACEX1 Datasheet HTML 63Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 86 page
background image
Altera Corporation
59
ACEX 1K Programmable Logic Device Family Data Sheet
13
Tables 27 through 29 describe the ACEX 1K external timing parameters
and their symbols.
Notes to tables:
(1)
External reference timing parameters are factory-tested, worst-case values specified by Altera. A representative
subset of signal paths is tested to approximate typical device applications.
(2)
Contact Altera Applications for test circuit specifications and test conditions.
(3)
These timing parameters are sample-tested only.
(4)
This parameter is measured with the measurement and test conditions, including load, specified in the PCI Local
Bus Specification, Revision 2.2.
Table 27. External Reference Timing Parameters
Note (1)
Symbol
Parameter
Conditions
tDRR
Register-to-register delay via four LEs, three row interconnects, and four local
interconnects
(2)
Table 28. External Timing Parameters
Symbol
Parameter
Conditions
tINSU
Setup time with global clock at IOE register
(3)
tINH
Hold time with global clock at IOE register
(3)
tOUTCO
Clock-to-output delay with global clock at IOE register
(3)
tPCISU
Setup time with global clock for registers used in PCI designs
(3), (4)
tPCIH
Hold time with global clock for registers used in PCI designs
(3), (4)
tPCICO
Clock-to-output delay with global clock for registers used in PCI designs
(3), (4)
Table 29. External Bidirectional Timing Parameters
Note (3)
Symbol
Parameter
Conditions
tINSUBIDIR
Setup time for bidirectional pins with global clock at same-row or same-
column LE register
tINHBIDIR
Hold time for bidirectional pins with global clock at same-row or same-column
LE register
tOUTCOBIDIR
Clock-to-output delay for bidirectional pins with global clock at IOE register
CI = 35 pF
tXZBIDIR
Synchronous IOE output buffer disable delay
CI = 35 pF
tZXBIDIR
Synchronous IOE output buffer enable delay, slow slew rate = off
CI = 35 pF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com