ACEX1 datasheet(58/86 Pages) ETC

58 / 86 page

Altera Corporation

ACEX 1K Programmable Logic Device Family Data Sheet

Notes to tables:

(1)

Microparameters are timing delays contributed by individual architectural elements. These parameters cannot be

measured explicitly.

(2)

Operating conditions: VCCIO = 3.3 V ± 10% for commercial or industrial use in ACEX 1K devices

(3)

Operating conditions: VCCIO = 2.5 V ± 5% for commercial or industrial use in ACEX 1K devices.

(4)

Operating conditions: VCCIO = 2.5 V or 3.3 V.

(5)

Because the RAM in the EAB is self-timed, this parameter can be ignored when the WE signal is registered.

(6)

EAB macroparameters are internal parameters that can simplify predicting the behavior of an EAB at its boundary;

these parameters are calculated by summing selected microparameters.

(7)

These parameters are worst-case values for typical applications. Post-compilation timing simulation and timing

analysis are required to determine actual worst-case performance.

Table 26. Interconnect Timing Microparameters

Note (1)

Symbol

Parameter

Conditions

tDIN2IOE

Delay from dedicated input pin to IOE control input

(7)

tDIN2LE

Delay from dedicated input pin to LE or EAB control input

(7)

tDIN2DATA

Delay from dedicated input or clock to LE or EAB data

(7)

tDCLK2IOE

Delay from dedicated clock pin to IOE clock

(7)

tDCLK2LE

Delay from dedicated clock pin to LE or EAB clock

(7)

tSAMELAB

Routing delay for an LE driving another LE in the same LAB

(7)

tSAMEROW

Routing delay for a row IOE, LE, or EAB driving a row IOE, LE, or EAB in the

same row

(7)

tSAMECOLUMN

Routing delay for an LE driving an IOE in the same column

(7)

tDIFFROW

Routing delay for a column IOE, LE, or EAB driving an LE or EAB in a different

row

(7)

tTWOROWS

Routing delay for a row IOE or EAB driving an LE or EAB in a different row

(7)

tLEPERIPH

Routing delay for an LE driving a control signal of an IOE via the peripheral

control bus

(7)

tLABCARRY

Routing delay for the carry-out signal of an LE driving the carry-in signal of a

different LE in a different LAB

tLABCASC

Routing delay for the cascade-out signal of an LE driving the cascade-in

signal of a different LE in a different LAB

ACEX1 데이터시트(PDF) 58 Page - List of Unclassifed Manufacturers

ACEX1 데이터시트(HTML) 58 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

데이터시트 다운로드

링크 URL