ACEX1 datasheet(57/86 Pages) ETC

57 / 86 page

Altera Corporation

ACEX 1K Programmable Logic Device Family Data Sheet

Table 25. EAB Timing Macroparameters

Notes (1), (6)

Symbol

Parameter

Conditions

tEABAA

EAB address access delay

tEABRCCOMB

EAB asynchronous read cycle time

tEABRCREG

EAB synchronous read cycle time

tEABWP

EAB write pulse width

tEABWCCOMB

EAB asynchronous write cycle time

tEABWCREG

EAB synchronous write cycle time

tEABDD

EAB data-in to data-out valid delay

tEABDATACO

EAB clock-to-output delay when using output registers

tEABDATASU

EAB data/address setup time before clock when using input register

tEABDATAH

EAB data/address hold time after clock when using input register

tEABWESU

EAB WE setup time before clock when using input register

tEABWEH

EAB WE hold time after clock when using input register

tEABWDSU

EAB data setup time before falling edge of write pulse when not using input

registers

tEABWDH

EAB data hold time after falling edge of write pulse when not using input

registers

tEABWASU

EAB address setup time before rising edge of write pulse when not using

input registers

tEABWAH

EAB address hold time after falling edge of write pulse when not using input

registers

tEABWO

EAB write enable to data output valid delay

ACEX1 데이터시트(PDF) 57 Page - List of Unclassifed Manufacturers

ACEX1 데이터시트(HTML) 57 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

데이터시트 다운로드

링크 URL