전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM8S 데이터시트(PDF) 256 Page - STMicroelectronics

부품명 STM8S
상세설명  STM8S Series and STM8AF Series 8-bit microcontrollers
PDF  467 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM8S 데이터시트(HTML) 256 Page - STMicroelectronics

Back Button STM8S Datasheet HTML 252Page - STMicroelectronics STM8S Datasheet HTML 253Page - STMicroelectronics STM8S Datasheet HTML 254Page - STMicroelectronics STM8S Datasheet HTML 255Page - STMicroelectronics STM8S Datasheet HTML 256Page - STMicroelectronics STM8S Datasheet HTML 257Page - STMicroelectronics STM8S Datasheet HTML 258Page - STMicroelectronics STM8S Datasheet HTML 259Page - STMicroelectronics STM8S Datasheet HTML 260Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 256 / 467 page
background image
8-bit basic timer (TIM4, TIM6)
RM0016
256/467
DocID14587 Rev 14
19.6.2
Control register 2 (TIM6_CR2)
Address offset: 0x01
Reset value: 0x00
Note:
This register is not available in TIM4.
19.6.3
Slave mode control register (TIM6_SMCR)
Address offset: 0x02
Reset value: 0x00
Note:
This register is not available in TIM4.
7
654
3210
Reserved
MMS[2:0]
Reserved
rrw
rw
rw
r
Bit 7 Reserved, must be kept cleared
Bits 6:4 MMS[2:0]: Master mode selection
These bits are used to select the information to be sent in master mode to for synchronization
(TRGO). The combination is as follows:
000: Reset - the UG bit from the TIM6_EGR register is used as a trigger output (TRGO). If the reset
is generated by the trigger input (clock/trigger mode controller configured in trigger reset mode), the
signal on the TRGO is delayed compared to the actual reset.
001: Enable - the counter enable signal is used as a trigger output (TRGO). It is used to start several
timers at the same time or to control a window in which a slave timer is enabled. The counter enable
signal is generated by a logic OR between the CEN control bit and the trigger input when configured
in gated mode. When the counter enable signal is controlled by the trigger input, there is a delay on
TRGO, except if the master/slave mode is selected (see the MSM bit description in the TIM6_SMCR
register).
010: Update - The update event is selected as trigger output (TRGO)
011: Reserved
100: Reserved
101: Reserved
111: Reserved
Bits 3:0 Reserved, must be kept cleared
7
654
3210
MSM
TS[2:0]
Reserved
SMS[2:0]
rw
rw
rw
rw
r
rw
rw
rw



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com