전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

VSC8221 데이터시트(PDF) 19 Page - Microsemi Corporation

부품명 VSC8221
상세설명  Single Port 10/100/1000BASE-T PHY with1.25 Gbps SerDes for SFPs/GBICs
PDF  138 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROSEMI [Microsemi Corporation]
홈페이지  http://www.microsemi.com
Logo MICROSEMI - Microsemi Corporation

VSC8221 데이터시트(HTML) 19 Page - Microsemi Corporation

Back Button VSC8221 Datasheet HTML 15Page - Microsemi Corporation VSC8221 Datasheet HTML 16Page - Microsemi Corporation VSC8221 Datasheet HTML 17Page - Microsemi Corporation VSC8221 Datasheet HTML 18Page - Microsemi Corporation VSC8221 Datasheet HTML 19Page - Microsemi Corporation VSC8221 Datasheet HTML 20Page - Microsemi Corporation VSC8221 Datasheet HTML 21Page - Microsemi Corporation VSC8221 Datasheet HTML 22Page - Microsemi Corporation VSC8221 Datasheet HTML 23Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 138 page
background image
VSC8221
Data Sheet
VMDS-10106 Revision 4.1
December 2006
19 of 26
26
Table 7. JTAG Access Port
100 TFBGA
BALL
Signal Name
Type
Description
C3
TDi
iPU5V
JTAG Test Data Serial input Data.
Serial test pattern data is scanned into the device on this input pin, which is
sampled with respect to the rising edge of TCK.
This pin should be tied high to VDDiOCTRL in designs that do not require JTAG
functionality.
B2
TDO
OZC
JTAG Test Data Serial Output Data.
Serial test data from the PHY is driven out of the device on the falling edge of
TCK. This pin should be left floating during normal chip operation.
D3
TMS
iPU5V
JTAG Test Mode Select.
This input pin, sampled on the rising edge of TCK, controls the TAP (Test Access
Port) controller’s 16-state, instruction state machine.
This pin should be tied high to VDDiOCTRL in designs that do not require JTAG
functionality.
C2
TCK
iPU5V
JTAG Test Clock.
This input pin is the master clock source used to control all JTAG test logic in the
device.
This pin should be pulled down with a 2k
Ω pull-down resistor in designs that
require JTAG functionality.
This pin should be tied low in designs that do not require JTAG functionality.
E3
TRST
iPU5V
JTAG Reset.
This active low input pin serves as an asynchronous reset to the JTAG TAP
controller’s state machine. As required by the JTAG standard, this pin includes an
integrated on-chip pull-up (to VDDiOCTRL) resistor. Because of the internal
pull-up, if the JTAG controller on the printed circuit board does not utilize the
TRST signal, then the device will still function correctly when the TRST pin is left
unconnected on the board.
if the JTAG port of the PHY is not used on the printed circuit board, then this pin
should be pulled down with a 2k
Ω pull-down resistor or a falling edge must be
provided to this pin after PHY power up.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com