| 전자부품 데이터시트 검색엔진 |
|
VSC8221 데이터시트(PDF) 63 Page - Microsemi Corporation |
|
|
|||||||||||||||||||||||||||||
VSC8221 데이터시트(HTML) 63 Page - Microsemi Corporation |
|
63 / 138 page ![]() VSC8221 Data Sheet VMDS-10106 Revision 4.1 December 2006 63 of 64 64 22 PHY REGISTER SET CONVENTIONS The user can control the PHY's features, operating modes, etc. by setting the PHY Registers to the desired values. The PHY provides access to its Registers using the Serial Management interface. For details on PHY Register access, refer to Section 12 on page 33. 22.1 PHY Register Set Structure The register access protocol, as defined by the iEEE 802.3 specification, reserves 5 bits for register addressing. This limits the register space to 32, 16 bit wide registers. Of these, registers addressed 0 through 15 are defined by the iEEE 802.3 specification and registers addressed 16 through 31 are vendor specific. To provide extensive feature control of the PHY, the vendor specific registers addressed 16 through 31 have been divided into two Page views, called PAGE0 and PAGE1, enabling access to 32 vendor specific registers instead of 16. PAGE0 is the default page view. To switch to PAGE1 write 0001 to PHY Register 31. To switch to PAGE0 write 0000h to PHY Register 31. Figure 23. Extended Page Register Diagram 0 1 2 3 . . . . . . . 15 16E 17E 18E 19E . . . . . . . 30E 16 17 18 19 . . . . . . . 30 0000 0001 31 Normal Page Registers Extended Page Registers |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |