| 전자부품 데이터시트 검색엔진 |
|
VS6624P0LP 데이터시트(PDF) 18 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
VS6624P0LP 데이터시트(HTML) 18 Page - STMicroelectronics |
|
18 / 100 page ![]() Frame control VS6624 18/100 Rev 1 6 Frame control Sensor mode control The VS6624 device can operate it’s sensor array in three modes controlled by register SensorMode within Mode setup. ● SensorMode_SXGA - the full array is readout and the max frame rate achievable is 15fps ● SensorMode_VGA_analogue binning - the full array operates and a technique of analogue binning is used to output VGA at up to 30fps ● SensorMode_VGA_subsampled - the array is sub-sampled to output VGA at up to 30fps Image size An output frame consists of a number of active lines and a number of interframe lines. Each line consists of embedded line codes (if selected), active pixel data and interline blank data. Note that by default the interline blanking data is not qualified by the PCLK and therefore is not captured by the host system. The image size can be either the full output from the sensor, depending on sensor mode, or a scaled output, The output image size can be chosen from one of 7 pre-selected sizes or a manual image size can be input. Cropping module The VS6624 contains a cropping module which can be used to define a window of interest within the full SXGA array size. The user can set a start location and the required output size. Figure 4 shows the example with pipe setup bank0. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |