 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
VS6624P0LP 데이터시트(PDF) 32 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
VS6624P0LP 데이터시트(HTML) 32 Page - STMicroelectronics |
|
|
32 / 100 page  Data synchronization methods VS6624 32/100 Rev 1 Figure 16. QCLK options The YUV, RGB and bayer timings are represented on Figure 17, with the associated qualifying pclk clock. The output clock rate is effectively halved for the bayer 8-bit and YUV4:0:0 modes where only one byte of output data is required per pixel. Figure 17. Qualification clock D0 D1 D2 data Negative edge PCLK Negative edge Positive edge Positive edge None-active level - Low None-active level - High Yn Cbn,n+1 Yn+1 Crn,n+1 YCbCr Data[7:0] Data[7:0] RGB565 Cbn+2,n+3 RGB444 Pix0_lsb Pix0_msb Pix1_lsb Pix1_msb Pix2_lsb Data[7:0] Bayer 10-Bit Pix0_lsb Pix0_msb Pix1_lsb Pix1_msb Pix2_lsb Data[7:0] Bayer 8-Bit Pix0 Pix1 Pix2 Data[7:0] YUV 4:0:0 Pix0 Pix1 Pix2 16-bit data output formats - 2 bytes per pixel 8-bit data output formats- 1 byte per pixel PCLK PCLK PCLK PCLK PCLK |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
