전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SH7041A 데이터시트(PDF) 495 Page - Renesas Technology Corp

부품명 SH7041A
상세설명  Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)
PDF  923 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7041A 데이터시트(HTML) 495 Page - Renesas Technology Corp

Back Button SH7041A Datasheet HTML 491Page - Renesas Technology Corp SH7041A Datasheet HTML 492Page - Renesas Technology Corp SH7041A Datasheet HTML 493Page - Renesas Technology Corp SH7041A Datasheet HTML 494Page - Renesas Technology Corp SH7041A Datasheet HTML 495Page - Renesas Technology Corp SH7041A Datasheet HTML 496Page - Renesas Technology Corp SH7041A Datasheet HTML 497Page - Renesas Technology Corp SH7041A Datasheet HTML 498Page - Renesas Technology Corp SH7041A Datasheet HTML 499Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 495 / 923 page
background image
457
13.1.4Register Configuration
Table 13.2 summarizes the three WDT registers. They are used to select the clock, switch the
WDT mode, and control the reset signal.
Table 13.2
WDT Registers
Address
Name
Abbreviation
R/W
Initial Value
Write*
1
Read*
2
Timer control/status
register
TCSR
R/(W)*
3
H'18
H'FFFF8610
H'FFFF8610
Timer counter
TCNT
R/W
H'00
H'FFFF8611
Reset control/status
register
RSTCSR
R/(W)*
3
H'1F
H'FFFF8612
H'FFFF8613
Notes: *1 Write by word transfer. It cannot be written in byte or longword.
*2 Read by byte transfer. It cannot be read in word or longword.
*3 Only 0 can be written in bit 7 to clear the flag.
13.2
Register Descriptions
13.2.1
Timer Counter (TCNT)
The TCNT is an 8-bit read/write upcounter. (The TCNT differs from other registers in that it is
more difficult to write to. See section 13.2.4, Register Access, for details.) When the timer enable
bit (TME) in the timer control/status register (TCSR) is set to 1, the watchdog timer counter starts
counting pulses of an internal clock selected by clock select bits 2–0 (CKS2–CKS0) in the TCSR.
When the value of the TCNT overflows (changes from H'FF to H'00), a watchdog timer overflow
signal (
WDTOVF) or interval timer interrupt (ITI) is generated, depending on the mode selected
in the WT/
IT bit of the TCSR.
The TCNT is initialized to H'00 by a power-on reset and when the TME bit is cleared to 0. It is not
initialized in the standby mode. The TCNT is not initialized by a manual reset from an external
source (
MRES), but is initialized by a manual reset from the WDT.
Bit:
7
6
5
4
3
2
1
0
Initial value:
0
0
0
0
0
0
0
0
R/W:
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com