| 전자부품 데이터시트 검색엔진 |
|
SH7041A 데이터시트(PDF) 138 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7041A 데이터시트(HTML) 138 Page - Renesas Technology Corp |
|
138 / 923 page ![]() 100 CPU SR Interrupt request Com- parator CPU/ DTC request judg- ment Priority ranking judg- ment Input control (Interrupt request) (Interrupt request) (Interrupt request) (Interrupt request) (Interrupt request) (Interrupt request) (Interrupt request) ISR ICR IPR DTER DTC IPRA–IPRH Module bus Bus interface I3 I2 I1 I0 INTC IRQOUT NMI IRQ0 IRQ1 IRQ2 IRQ3 IRQ4 IRQ5 IRQ6 IRQ7 UBC DMAC MTU CMT SCI A/D DTC (Interrupt request) (Interrupt request) (Interrupt request) WDT BSC I/O UBC: DMAC: MTU: CMT: SCI: A/D: DTC: WDT: BSC: User break controller Direct memory access controller Multifunction timer pulse unit Compare match timer Serial communication interface A/D converter Data transfer controller Watchdog timer Bus state controller (DRAM refresh control section) I/O: ICR: ISR: DTER: IPRA–IPRH: SR: I/O port (port output control section) Interrupt control register IRQ ststus register DTC enable register Interrupt priority level setting registers A to H Status register Figure 6.1 INTC Block Diagram |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |