SH7041A datasheet(323/923 Pages) RENESAS

323 / 923 page

285

Bit 4:

CKEG1

Bit 3:

CKEG0 Description

Count on rising edges (initial value)

Count on falling edges

Count on both rising and falling edges

Notes: 1. X: 0 or 1, don’t care.

2. Internal clock edge selection is effective when the input clock is

φ/4 or slower. When ø/1

or the overflow/underflow of another channel is selected for the input clock, although

values can be written, counter operation complies with the initial value (count on rising

edges).

• Bits 2–0—Timer Prescaler 2–0 (TPSC2–TPSC0): TPSC2–TPSC0 select the counter clock

source for the TCNT. An independent clock source can be selected for each channel. Table

12.4 shows the possible settings for each channel.

Table 12.4

MTU Clock Sources

Internal Clock

Other Channel

External Clock

Chan-

nel

φ/1 φ/4

φ/

256

φ/

1024

Overflow/

Underflow

TCL

OOOX

OOOO

Note:

Symbols: O: Setting possible

X: Setting not possible

Channel 0:

Bit 2:

TPSC2

Bit 1:

TPSC1

Bit 0:

TPSC0

Description

Internal clock: count with

φ/1 (initial value)

Internal clock: count with

φ/4

Internal clock: count with

φ/16

Internal clock: count with

φ/64

External clock: count with the TCLKA pin input

External clock: count with the TCLKB pin input

External clock: count with the TCLKC pin input

External clock: count with the TCLKD pin input

SH7041A 데이터시트(PDF) 323 Page - Renesas Technology Corp

SH7041A 데이터시트(HTML) 323 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL