ADL5569BCPZ-R7 datasheet(3/23 Pages) AD

3 / 23 page

Data Sheet

ADL5569

Rev. C | Page 3 of 23

SPECIFICATIONS

Supply voltage (VS) = 5 V, maximum gain, output common-mode voltage (VCOM) = VS/2, source impedance (RS) = 100 Ω differential, load

impedance (RL) = 100 Ω differential, output voltage (VOUT) = 2 V p-p composite, frequency = 500 MHz, TA = 25°C, parameters specified for

differential input and differential output, and signal spacing = 2 MHz for two tone measurements, unless otherwise noted.

Table 1.

Parameter

Test Conditions/Comments

Min

Typ

Max

Unit

DYNAMIC PERFORMANCE

−3 dB Bandwidth1

VOUT ≤ 0.5 V p-p

6.5

GHz

Bandwidth, 1.0 dB Flatness

VOUT ≤ 1.0 V p-p

4.8

GHz

Voltage Gain (AV)

Differential Input

RL = open

RL = 100 Ω differential

Single-Ended Input

RL = 100 Ω differential

Gain Accuracy

±0.15

Gain Supply Sensitivity

VS ± 5%

8.6

mdB/V

Gain Temperature Sensitivity

TA = −40°C to +85°C

mdB/°C

Slew Rate

Rising, VOUT = 2 V p-p step

V/ns

Falling, VOUT = 2 V p-p step

V/ns

Settling Time

2 V step to 1%

500

Overdrive Recovery Time

Differential input voltage step from 2 V to

0 V for VOUT ≤ ±20 mV

Reverse Isolation (SDD12)

PDB and PDB2 are high

−34

When Amplifier Disabled

PDB and PDB2 are low

−17.5

INPUT AND OUTPUT CHARACTERISTICS

Input Common-Mode Range

1.3

3.5

Input Resistance

Differential

100

Ω

Single-Ended

91.7

Ω

Common-Mode Rejection Ratio (CMRR)

Output Common-Mode Range

VCOM and VCOM2

2.0

3.0

VCOM and VCOM2 Input Impedance

2.5

kΩ

Output, Common Mode

Referenced to VCOM (VS/2)

Offset

−30

±10

+30

Drift

TA = −40°C to +85°C

0.15

mV/°C

Output, Differential Offset

Voltage

−10

±1.5

+10

Drift

TA = −40°C to +85°C

±6

µV/°C

Output Resistance (Differential)

14.0

Ω

Maximum Output Voltage Swing

1 dB compression point

6.5

V p-p

POWER INTERFACE

Supply Voltage

4.75

5.25

Digital Input Voltage

PDB, PDB2

Logic High (VIH)

2.1

3.45

Logic Low (VIL)

1.0

PDB Input Current

PDB = 3 V

−7

µA

PDB = 0 V

−70

µA

Supply Current (ISUPPLY)

Each amplifier

Quiescent, Each Amplifier

PDB is high

Disabled (Powered Down), Each Amplifier

PDB is low

ADL5569BCPZ-R7 데이터시트(PDF) 3 Page - Analog Devices

ADL5569BCPZ-R7 데이터시트(HTML) 3 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

데이터시트 다운로드

링크 URL