VSC8540RT datasheet(39/87 Pages) MICROCHIP

39 / 87 page

 2022 Microchip Technology Inc. and its subsidiaries

DS60001603E-page 39

VSC8540RT

6.2.3

DEVICE IDENTIFICATION

All 16 bits in both register 2 and register 3 in the VSC8540RT device is used to provide information associated with

aspects of the device identification. The following tables list the expected readouts.

6.2.4

AUTO-NEGOTIATION ADVERTISEMENT

The bits in address 4 in the main registers space control the ability to notify other devices of the status of its auto-nego-

tiation feature. The following table shows the available settings and readouts.

Extended status enable

1: Extended status information present in register

15.

Reserved

Reserved.

Preamble suppression capa-

bility

1: MF preamble can be suppressed.

0: MF required.

Auto-negotiation complete

1: Auto-negotiation complete.

Remote fault

Latches high.

1: Far-end fault detected.

Auto-negotiation capability

1: Auto-negotiation capable.

Link status

Latches low.

1: Link is up.

Jabber detect

Latches high.

1: Jabber condition detected.

Extended capability

1: Extended register capable.

TABLE 6-5:

IDENTIFIER 1, ADDRESS 2 (0X02)

Bit

Name

Access

Description

Default

15:0 Organizationally unique identifier (OUI) RO

OUI most significant bits (3:18)

0×0007

TABLE 6-6:

IDENTIFIER 2, ADDRESS 3 (0X03)

Bit

Name

Access

Description

Default

15:10 OUI

OUI least significant bits (19:24)

000001

9:4

Microchip model number

VSC8540RT

110110

3:0

Device revision number

Revision C

0010

TABLE 6-7:

DEVICE AUTO-NEGOTIATION ADVERTISEMENT, ADDRESS 4 (0X04)

Bit

Name

Access

Description

Default

Next page transmission request R/W

1: Request enabled

Reserved

Transmit remote fault

R/W

1: Enabled

Reserved

Advertise asymmetric pause

R/W

1: Advertises asymmetric pause

Advertise symmetric pause

R/W

1: Advertises symmetric pause

Advertise100BASE-T4

R/W

1: Advertises 100BASE-T4

Advertise100BASE-TX FDX

R/W

1: Advertise 100BASE-TX FDX

Advertise100BASE-TX HDX

R/W

1: Advertises 100BASE-TX HDX 1

Advertise10BASE-T FDX

R/W

1: Advertises 10BASE-T FDX

Advertise10BASE-T HDX

R/W

1: Advertises 10BASE-T HDX

4:0 Advertise selector

R/W

00001

TABLE 6-4:

MODE STATUS, ADDRESS 1 (0X01) (CONTINUED)

Bit

Name

Access

Description

Default

VSC8540RT 데이터시트(PDF) 39 Page - Microchip Technology

VSC8540RT 데이터시트(HTML) 39 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87

데이터시트 다운로드

링크 URL