 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
L9374LF 데이터시트(PDF) 31 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L9374LF 데이터시트(HTML) 31 Page - STMicroelectronics |
|
|
31 / 80 page  DocID025414 Rev 1 31/80 L9374LF Circuit description 79 Figure 16. Sync-failure + re-synchronization Re-synchronizing The master sets the SYNC_TRIG bit to ‘1’ (section 5.1.1) to re-initialize the sync counter. This re-synchronizes the L9374LF synchronization controller to the master. When this bit is set three counters are reset: the PWM counter (output frequency and duty cycle), synchronization counter and the duration counter. The SYNC_TRIG bit is reset (set to ‘0’) by the L9374LF upon re-synchronization. The picture below shows the behavior of the output when the synchronization is done. The time tx is anything lower than 250 μs. Figure 17. Behavior of the output when the synchronization is done 4.3.2 Time shift between output actuation The actuations of the outputs are time shifted by 90° (typ. 62.5 μs) to offset their effect on the supply during switching. This balances the incremental switching current and reduces the EME generated by the switching of these channels. The new duty cycle or target current also becomes valid with this 90 degree time shift after the SYNC_SIG. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
