전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

P9222-R 데이터시트(PDF) 9 Page - Renesas Technology Corp

부품명 P9222-R
상세설명  Wireless Power Receiver for Low Power Applications
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

P9222-R 데이터시트(HTML) 9 Page - Renesas Technology Corp

Back Button P9222-R Datasheet HTML 5Page - Renesas Technology Corp P9222-R Datasheet HTML 6Page - Renesas Technology Corp P9222-R Datasheet HTML 7Page - Renesas Technology Corp P9222-R Datasheet HTML 8Page - Renesas Technology Corp P9222-R Datasheet HTML 9Page - Renesas Technology Corp P9222-R Datasheet HTML 10Page - Renesas Technology Corp P9222-R Datasheet HTML 11Page - Renesas Technology Corp P9222-R Datasheet HTML 12Page - Renesas Technology Corp P9222-R Datasheet HTML 13Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 58 page
background image
P9222-R/RN Datasheet
© 2019-2022 Renesas Electronics Corporation
9
May 5, 2022
Pin Number
Name
Type
Description
F2, G1, G2
AC1
Input
AC power input 1. Connect AC1 to the CS capacitors and CS to the Rx coil. Connect the CD
capacitor from AC1 to AC2 (see Figure 2 and the application schematic in Figure 36). Due to
symmetry, the AC1 and AC2 connections are interchangeable.
F3
PDETB
Output
Open-drain, active-LOW. This pin is an output for indicating ping events are being received by
the Rx. Connect this pin to the application processor (AP) I/O voltage rail using an external
pull-up resistor.
F4, G4, G5
AC2
Input
AC power input 2. Connect this pin to the Rx coil and the CD capacitor (see Figure 2) Due to
symmetry, the AC1 and AC2 connections are interchangeable.)
F5
BST2
Output
Bootstrap capacitor for driving the high-side NFETs of the internal rectifier. Connect a 15nF
capacitor from AC2 to BST2.
G3
PDET_RC
Input
Ping-detect input pin for determining when PDETB will be de-asserted. This pin is used to notify
the AP if the Rx device is removed from the power transfer interface. Connect an RC time-delay
circuit designed to hold the voltage on this pin above VPDET_RC_IL between each Tx ping after
power transfer is completed (EOC).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com