전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DSP56600FM/AD 데이터시트(PDF) 48 Page - NXP Semiconductors

부품명 DSP56600FM/AD
상세설명  INTEGRATED CELLULAR BASEBAND PROCESSOR DEVELOPMENT IC
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

DSP56600FM/AD 데이터시트(HTML) 48 Page - NXP Semiconductors

Back Button DSP56600FM/AD Datasheet HTML 44Page - NXP Semiconductors DSP56600FM/AD Datasheet HTML 45Page - NXP Semiconductors DSP56600FM/AD Datasheet HTML 46Page - NXP Semiconductors DSP56600FM/AD Datasheet HTML 47Page - NXP Semiconductors DSP56600FM/AD Datasheet HTML 48Page - NXP Semiconductors DSP56600FM/AD Datasheet HTML 49Page - NXP Semiconductors DSP56600FM/AD Datasheet HTML 50Page - NXP Semiconductors DSP56600FM/AD Datasheet HTML 51Page - NXP Semiconductors DSP56600FM/AD Datasheet HTML 52Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 76 page
background image
Preliminary
2-6
DSP56651 Technical Data Sheet
MOTOROLA
Specifications
Phase-Locked Loop (PLL) Characteristics
PHASE-LOCKED LOOP (PLL) CHARACTERISTICS
RESET, MODE SELECT, AND INTERRUPT TIMING
Table 2-8
Phase-Locked Loop (PLL) Characteristics
Characteristics
Expression
Min
Max
Unit
VCO frequency when PLL enabled1
MF
× EfD × 2 / PDF
30
120
MHz
PLL external capacitor (PCAP pin to VCCP)
•
MF
≤ 4
•
MF > 4
CPCAP
2
(680 • MF-120) recommended
(580 • MF-100) minimum
(780 • MF-140) maximum
(1100 • MF) recommended
(830 • MF) minimum
(1470 • MF) maximum
pF
Notes:
1.
The VCO output is further divided by 2 when PLL is enabled. If the division factor (DF) is 1, the
operating frequency is
.
2.
CPCAP is the value of the PLL capacitor (connected between PCAP pin and VCCP).
(The recommended value for Cpcap is (680
× MF – 120) pF for MF ≤ 4 and (1100 × MF) pF for MF > 4.)
Table 2-9
Reset, Mode Select, and Interrupt Timing
Num
Characteristics
Expression
MCU @16.8
MHz DSP
@58.8 MHz
Unit
Min
Max
1
RESET_IN duration to guarantee reset
3
× T
CKIL + 0.05
91.6
—
µs
2
Delay from RESET_IN assertion to RESET_OUT
assertion
min: 4.5
× T
CKIL
max: 5.5
× T
CKIL
137.33
167.85
µs
3
Duration of RESET_OUT assertion
7
× T
CKIL
213.62
—
µs
4
Delay from RESET_IN assertion to all pins at Reset
Value (periodically sampled and not 100% tested)
min: 4.5
× T
CKIL
max: 5.5
× T
CKIL
137.33
167.85
µs
µs
5
MOD select setup time
3.5
× T
CKIL + 0.02
107
—
µs
6
MOD select hold time
—
0
—
ns
7
Minimum edge-triggered DSP_IRQ assertion
width
—10
—
ns
8
Minimum edge-triggered DSP_IRQ deassertion
width
—10
—
ns
VCO
2
-------------
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com