전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DSP56600FM/AD 데이터시트(PDF) 69 Page - NXP Semiconductors

부품명 DSP56600FM/AD
상세설명  INTEGRATED CELLULAR BASEBAND PROCESSOR DEVELOPMENT IC
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

DSP56600FM/AD 데이터시트(HTML) 69 Page - NXP Semiconductors

Back Button DSP56600FM/AD Datasheet HTML 65Page - NXP Semiconductors DSP56600FM/AD Datasheet HTML 66Page - NXP Semiconductors DSP56600FM/AD Datasheet HTML 67Page - NXP Semiconductors DSP56600FM/AD Datasheet HTML 68Page - NXP Semiconductors DSP56600FM/AD Datasheet HTML 69Page - NXP Semiconductors DSP56600FM/AD Datasheet HTML 70Page - NXP Semiconductors DSP56600FM/AD Datasheet HTML 71Page - NXP Semiconductors DSP56600FM/AD Datasheet HTML 72Page - NXP Semiconductors DSP56600FM/AD Datasheet HTML 73Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 76 page
background image
Design Considerations
Electrical Design Considerations
Preliminary
MOTOROLA
DSP56651 Technical Data Sheet
4-3
ELECTRICAL DESIGN CONSIDERATIONS
Use the following list of recommendations to assure correct DSP operation:
•
Provide a low-impedance path from the board power supply to each VCC pin
on the DSP and from the board ground to each GND pin.
•
Use at least four 0.1
µF bypass capacitors positioned as close as possible to the
four sides of the package to connect the VCC power source to GND.
•
Ensure that capacitor leads and associated printed circuit traces that connect
to the chip VCC and GND pins are less than 0.5 inch per capacitor lead.
•
Use at least a four-layer printed circuit board (PCB) with two inner layers for
VCC and GND.
•
Because the DSP output signals have fast rise and fall times, PCB trace lengths
should be minimal. This recommendation particularly applies to the address
and data buses as well as the R/W, DSP_IRQ, and INT0–INT7 signals.
•
Consider all device loads as well as parasitic capacitance due to PCB traces
when calculating capacitance. This is especially critical in systems with higher
capacitive loads that could create higher transient currents in the VCC and
GND circuits.
•
All inputs must be terminated (i.e., not allowed to float) using CMOS levels.
•
Take special care to minimize noise levels on the PLL supply pins (both VCC
and GND).
CAUTION
This device contains protective circuitry to
guard against damage due to high static
voltage or electrical fields. However, normal
precautions are advised to avoid application
of any voltages higher than maximum rated
voltages
to
this
high-impedance
circuit.
Reliability of operation is enhanced if unused
inputs are tied to an appropriate logic voltage
level (e.g., either GND or VCC).
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com