| 전자부품 데이터시트 검색엔진 |
|
MCF5373CAB180 데이터시트(PDF) 35 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MCF5373CAB180 데이터시트(HTML) 35 Page - Freescale Semiconductor, Inc |
|
35 / 42 page ![]() Preliminary Electrical Characteristics MCF5373 ColdFire® Microprocessor Data Sheet, Rev. 0.3 Preliminary Freescale Semiconductor 35 Figure 23 shows MII transmit signal timings listed in Table 19. Figure 23. MII Transmit Signal Timing Diagram 5.14.3 MII Async Inputs Signal Timing (FEC_CRS and FEC_COL) Table 20 lists MII asynchronous inputs signal timing. Figure 24 shows MII asynchronous input timings listed in Table 20. Figure 24. MII Async Inputs Timing Diagram 5.14.4 MII Serial Management Channel Timing (FEC_MDIO and FEC_MDC) Table 21 lists MII serial management channel timings. The FEC functions correctly with a maximum MDC frequency of 2.5 MHz. Table 20. MII Async Inputs Signal Timing Num Characteristic Min Max Unit M9 FEC_CRS, FEC_COL minimum pulse width 1.5 — FEC_TXCLK period Table 21. MII Serial Management Channel Timing Num Characteristic Min Max Unit M10 FEC_MDC falling edge to FEC_MDIO output invalid (minimum propagation delay) 0— ns M11 FEC_MDC falling edge to FEC_MDIO output valid (max prop delay) — 25 ns M12 FEC_MDIO (input) to FEC_MDC rising edge setup 10 — ns M13 FEC_MDIO (input) to FEC_MDC rising edge hold 0 — ns M6 FEC_TXCLK (input) FEC_TXD[3:0] (outputs) FEC_TXEN FEC_TXER M5 M7 M8 FEC_CRS M9 FEC_COL |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |