전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MCF5373CAB180 데이터시트(PDF) 18 Page - Freescale Semiconductor, Inc

부품명 MCF5373CAB180
상세설명  Microprocessor Data Sheet
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MCF5373CAB180 데이터시트(HTML) 18 Page - Freescale Semiconductor, Inc

Back Button MCF5373CAB180 Datasheet HTML 14Page - Freescale Semiconductor, Inc MCF5373CAB180 Datasheet HTML 15Page - Freescale Semiconductor, Inc MCF5373CAB180 Datasheet HTML 16Page - Freescale Semiconductor, Inc MCF5373CAB180 Datasheet HTML 17Page - Freescale Semiconductor, Inc MCF5373CAB180 Datasheet HTML 18Page - Freescale Semiconductor, Inc MCF5373CAB180 Datasheet HTML 19Page - Freescale Semiconductor, Inc MCF5373CAB180 Datasheet HTML 20Page - Freescale Semiconductor, Inc MCF5373CAB180 Datasheet HTML 21Page - Freescale Semiconductor, Inc MCF5373CAB180 Datasheet HTML 22Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 42 page
background image
MCF5373 ColdFire® Microprocessor Data Sheet, Rev. 0.3
Preliminary
Preliminary Electrical Characteristics
Freescale Semiconductor
18
Figure 7. USB VDD Power Filter
NOTE
In addition to the above filter circuitry, a 0.01 F capacitor is also
recommended in parallel with those shown.
5.4.3
Supply Voltage Sequencing and Separation Cautions
Figure 8 shows situations in sequencing the I/O VDD (EVDD), SDRAM VDD (SDVDD), PLL VDD
(PLLVDD), and Core VDD (IVDD).
Figure 8. Supply Voltage Sequencing and Separation Cautions
The relationship between SDVDD and EVDD is non-critical during power-up and power-down sequences.
Both SDVDD (2.5V or 3.3V) and EVDD are specified relative to IVDD.
Board EVDD/IVDD
0
Ω
0.1 µF
USB VDD Pin
10 µF
GND
SDVDD (2.5V/1.8V)
Supplies Stable
2
1
3.3V
2.5V
1.5V
0
Time
Notes:
IVDD should not exceed EVDD, SDVDD or PLLVDD by more than
0.4 V at any time, including power-up.
Recommended that IVDD/PLLVDD should track EVDD/SDVDD up to
0.9 V, then separate for completion of ramps.
Input voltage must not be greater than the supply voltage (EVDD, SDVDD,
IVDD, or PLLVDD) by more than 0.5 V at any time, including during power-up.
Use 1 ms or slower rise time for all supplies.
1.
2.
3.
4.
IVDD, PLLVDD
EVDD, SDVDD, USBVDD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com