| 전자부품 데이터시트 검색엔진 |
|
MCF5373CAB180 데이터시트(PDF) 37 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MCF5373CAB180 데이터시트(HTML) 37 Page - Freescale Semiconductor, Inc |
|
37 / 42 page ![]() Preliminary Electrical Characteristics MCF5373 ColdFire® Microprocessor Data Sheet, Rev. 0.3 Preliminary Freescale Semiconductor 37 The values in Table 23 correspond to Figure 26. Figure 26. QSPI Timing 5.17 JTAG and Boundary Scan Timing Table 23. QSPI Modules AC Timing Specifications Name Characteristic Min Max Unit QS1 QSPI_CS[3:0] to QSPI_CLK 1 510 tCYC QS2 QSPI_CLK high to QSPI_DOUT valid. — 10 ns QS3 QSPI_CLK high to QSPI_DOUT invalid. (Output hold) 2 — ns QS4 QSPI_DIN to QSPI_CLK (Input setup) 9 — ns QS5 QSPI_DIN to QSPI_CLK (Input hold) 9 — ns Table 24. JTAG and Boundary Scan Timing Num Characteristics1 Symbol Min Max Unit J1 TCLK Frequency of Operation fJCYC DC 1/4 fsys/3 J2 TCLK Cycle Period tJCYC 4— tCYC J3 TCLK Clock Pulse Width tJCW 26 — ns J4 TCLK Rise and Fall Times tJCRF 03 ns J5 Boundary Scan Input Data Setup Time to TCLK Rise tBSDST 4— ns J6 Boundary Scan Input Data Hold Time after TCLK Rise tBSDHT 26 — ns J7 TCLK Low to Boundary Scan Output Data Valid tBSDV 033 ns J8 TCLK Low to Boundary Scan Output High Z tBSDZ 033 ns J9 TMS, TDI Input Data Setup Time to TCLK Rise tTAPBST 4— ns J10 TMS, TDI Input Data Hold Time after TCLK Rise tTAPBHT 10 — ns QSPI_CS[3:0] QSPI_CLK QSPI_DOUT QS5 QS1 QSPI_DIN QS3 QS4 QS2 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |