| 전자부품 데이터시트 검색엔진 |
|
AD9549 데이터시트(PDF) 12 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9549 데이터시트(HTML) 12 Page - Analog Devices |
|
12 / 78 page ![]() AD9549 Preliminary Technical Data Rev. PrA | Page 12 of 78 DIGITAL TIMING SPECIFICATIONS Time Required to Enter Power Down ns Time Req’d to Recover from Power Down ns S0-4 Config Setup Time During Reset ns Time S0-4 must be present before falling edge of signal on RESET pin. S0-4 Config Hold Time During Reset ns Time S0-4 must be held after falling edge of signal on RESET pin. Reset assert to S0-4 High-Z Time ns Time from rising edge of RESET to High Z on S0-4 configuration pins. Reset deassert to S0-4 Low-Z time ns Time from falling edge of RESET to Low-Z on S0-4 configuration pins. CS to SCLK Setup Time TBD ns Period of SCLK 10 ns TDSU (Serial Data Setup Time) TBD ns TDHD (Serial Data Hold Time) TBD ns TDV (Data Valid Time) TBD ns PROPAGATION DELAY FDBK to HSTL Output Driver FDBK to HSTL Output Driver with 2x Frequency Multiplier Enabled FDBK to HSTL Output Driver with 2x Frequency Multiplier Enabled FDBK to CMOS Output Driver FDBK through S-Divider to CMOS Output Driver |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |