| 전자부품 데이터시트 검색엔진 |
|
AD9549 데이터시트(PDF) 15 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9549 데이터시트(HTML) 15 Page - Analog Devices |
|
15 / 78 page ![]() Preliminary Technical Data AD9549 Rev. PrA | Page 15 of 78 Plot 7: Additive Phase Noise at HSTL Output Driver. Sysclk = 1 GHz. (Sysclk PLL enabled and driven with 25MHz Fox Crystal Oscillator.) Fin=19.44 MHz, Fout=155.52 MHz. DPLL loop BW=1 kHz. Plot 8: Additive Phase Noise at CMOS Output Driver. Sysclk= 500 MHz. Sysclk PLL disabled. Fin=10.24 MHz, Fout=10.24 MHz. DPLL loop BW=1 kHz Plot 9: SFDR vs Fout at Sysclk = 1GHz with and w/o recon filter. Fcut = Fout * 1.2 Plot 10: HSTL Output Amplitude vs. Toggle Rate (100 ohms across differential pair.,) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |