전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

IA88C00-PDW48I-R 데이터시트(PDF) 42 Page - InnovASIC, Inc

부품명 IA88C00-PDW48I-R
상세설명  Microcontroller
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  INNOVASIC [InnovASIC, Inc]
홈페이지  http://www.innovasic.com
Logo INNOVASIC - InnovASIC, Inc

IA88C00-PDW48I-R 데이터시트(HTML) 42 Page - InnovASIC, Inc

Back Button IA88C00-PDW48I-R Datasheet HTML 38Page - InnovASIC, Inc IA88C00-PDW48I-R Datasheet HTML 39Page - InnovASIC, Inc IA88C00-PDW48I-R Datasheet HTML 40Page - InnovASIC, Inc IA88C00-PDW48I-R Datasheet HTML 41Page - InnovASIC, Inc IA88C00-PDW48I-R Datasheet HTML 42Page - InnovASIC, Inc IA88C00-PDW48I-R Datasheet HTML 43Page - InnovASIC, Inc IA88C00-PDW48I-R Datasheet HTML 44Page - InnovASIC, Inc IA88C00-PDW48I-R Datasheet HTML 45Page - InnovASIC, Inc IA88C00-PDW48I-R Datasheet HTML 46Page - InnovASIC, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 80 page
background image
IA88C00
Data Sheet
Microcontroller
As of Production Version -01
Copyright © 2005
ENG 21 0 050519-00
www.Innovasic
Innovasic.com
Innovasic Semiconductor
Page 42 of 80
1.888.824.4184
Figure 45. Port 2/3 A Interrupt Pending Register (P2AIP), R252 Bank 0
Bit
7
6
5
4
3
2
1
0
D7
D6
D5
D4
D3
D2
D1
D0
Initial Value
0
0
0
0
0
0
0
0
Read/Write
?
?
?
?
?
?
?
?
Read Only (writeable for reset puposes)
The Port 2/3 A Interrupt Pending and Port 2/3 B Interrupt Pending registers represent the software
interface to the negative edge-triggered flip-flops associated with external interrupt inputs. Each bit of
these registers corresponds to an interrupt generated by an external source. When one of these registers is
read, the value of each bit represents the state of the corresponding interrupt. When one of these registers
is written to, a 1 in a bit position causes the corresponding edge-triggered flip-flop to be reset to 0. A 0
causes no action.
The software interfaces with these registers to poll the interrupts and also to reset pending interrupts as
they are processed. Figure 45 shows the pin relationship.
Figure 46. Port 2/3 B Interrupt Pending Register (P2BIP), R253 Bank 0
Bit
7
6
5
4
3
2
1
0
D7
D6
D5
D4
D3
D2
D1
D0
Initial Value
0
0
0
0
0
0
0
0
Read/Write
?
?
?
?
?
?
?
?
Read Only (writeable for reset puposes)
The Port 2/3 A Interrupt Pending and Port 2/3 B Interrupt Pending registers represent the software
interface to the negative edge-triggered flip-flops associated with external interrupt inputs. Each bit of
these registers corresponds to an interrupt generated by an external source. When one of these registers is
read, the value of each bit represents the state of the corresponding interrupt. When one of these registers
is written to, a 1 in a bit position causes the corresponding edge-triggered flip-flop to be reset to 0. A 0
causes no action.
The software interfaces with these registers to poll the interrupts and also to reset pending interrupts as
they are processed. Figure 46 shows the pin relationship.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com