IA88C00-PDW48I-R datasheet(61/80 Pages) INNOVASIC

61 / 80 page

IA88C00

Data Sheet

Microcontroller

As of Production Version -01

ENG21 1 030617-04

www.Innovasic

Innovasic.com

Innovasic Semiconductor

Page 61 of 80

1.888.824.4184

I/O Ports

The IA88C00 contains 40 I/O lines arranged into five 8-bit ports. Each line is TTL-compatible and can be

configured as a address/data line. Each port includes an input register, an output register and a register

address. The input register stores data coming into the port. The output register stores data to be written to

a port. Reading a port’s register address returns the value in the input register. Writing a port’s register

address loads the value in the output register. If the port is configured for an output, this value will appear

on the external pins.

When the CPU reads the bits configured as outputs, the data on the external pins is returned. Under

normal output loading, this has the same effect as reading the output register, unless the bits are

configured as open-drain outputs.

The ports can be configured as shown in Figure 59.

Figure 59. Port Configuration

Port

Configuration Choices

High address and/or 0

Multiplexed Low address/data or data only

2 & 3

Control I/O for UART, handshake channels, counter/timers,

general I/O and external interrupts

Low address or general I/O

Port 0

Port 0 can be assigned on a bit-by-bit basis as either general I/O or as address bits for external memory.

The bits configured as I/O can be either all inputs or all outputs, they cannot be mixed. If configured for

outputs, they can be either push-pull or open-drain types. I/O direction is controlled by mode control

Port 0 can be placed under handshake control handshake channel 1.

Any bits configured as I/O can be accessed via R208.

Port 0 bits configured as address outputs cannot be accessed via the register, and initially the four lower

bits are configured as addresses eight through twelve.

Port 1

Port 1 is bi-directional. Port 1 is configured as either a byte wide Mux'ed Address(low byte)/Data bus or

as Data bus only. This control is via the demux pin. The port address for Port 1 is R209. Port 1 drive

characteristics can be selected to be either Push/Pull or Open Drain. This control is via the mode/control

IA88C00-PDW48I-R 데이터시트(PDF) 61 Page - InnovASIC, Inc

IA88C00-PDW48I-R 데이터시트(HTML) 61 Page - InnovASIC, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

데이터시트 다운로드

링크 URL